Composition of Software Architectures

- Ph.D. Thesis -- Presented in front of the University of Rennes I, France -

- English Version -

Christos Kloukinas

Jury Members :

Jean-Pierre Banâtre Jacky Estublier Cliff Jones Valérie Issarny Nicole Lévy Joseph Sifakis

February 12, 2002

Résumé

Les systèmes informatiques deviennent de plus en plus complexes et doivent offrir un nombre croissant de propriétés non fonctionnelles, comme la fiabilité, la disponibilité, la sécurité, *etc.*. De telles propriétés sont habituellement fournies au moyen d'un intergiciel qui se situe entre le matériel (et le système d'exploitation) et le niveau applicatif, masquant ainsi les spécificités du système sous-jacent et permettant à des applications d'être utilisées avec différentes infrastructures. Cependant, à mesure que les exigences de propriétés non fonctionnelles augmentent, les architectes système se trouvent confrontés au cas où aucun intergiciel disponible ne fournit toutes les propriétés non fonctionnelles visées. Ils doivent alors développer l'infrastructure intergicielle nécessaire à partir de rien, voire essayer de réutiliser les multiples infrastructures intergicielles existantes, où chacune fournit certaines des propriétés exigées.

Dans cette thèse, nous présentons une méthode pour composer automatiquement des architectures d'intergiciels, afin d'obtenir une architecture qui fournit les propriétés non fonctionnelles visées. Pour arriver à l'automatisation de la composition, nous montrons d'abord comment on peut reformuler ce problème sous la forme d'un problème de model-checking. Cette reformulation donne une définition formelle au problème de la composition et nous permet de réutiliser les méthodes et outils qui ont été développés pour le model-checking. Nous présentons ensuite des améliorations à notre méthode de base, utilisées pour éviter le problème d'explosion d'états dans le cas de la composition d'architectures de grande taille. Nous montrons comment il est possible d'exploiter l'information structurelle, présente dans les architectures d'intergiciels que nous souhaitons composer, afin de réduire l'espace de recherche analysé. Ceci nous permet d'obtenir une méthode pour composer les architectures d'intergiciels qui peut être automatisée et donc utilisée en pratique. Nous proposons ainsi une solution à l'analyse systématique de différentes compositions et offrons un outil pour aider la construction de systèmes de qualité.

Abstract

Computer systems are becoming more and more complex and need to provide an ever increasing number of non-functional properties, such as reliability, availability, security, *etc.*. Such non-functional properties are usually provided to a system by general mechanisms called middleware. They are thus called, to illustrate that they are supposed to be used between the hardware (and operating system) and the application software levels, masking therefore the differences of the particular underlying system and allowing applications to be used with different underlying infrastructures. However, as the need for more non-functional properties increases, system architects are soon faced with the case where there is no available middleware that will provide all the required non-functional properties. Then, they either have to develop the needed middleware infrastructures, where each one provides some of the required properties.

In this thesis, we present a method for automatically composing middleware architectures, in order to obtain an architecture which provides certain properties. To arrive at the automation of composition, we first show how one can reformulate this problem into a model-checking problem. This reformulation gives a formal definition to the composition problem and allows us to reuse the methods and tools which have been developed for model-checking. Then, we present subsequent refinements to our basic method, used for avoiding the state-explosion problem for architectures of a larger size. To avoid stateexplosion, we show how it is possible to retrieve the structural information, present in the initial middleware architectures we wish to compose, and exploit it for constraining the search-space we have to investigate. Additional information present in the initial architectures constrains even further the search-space, thus allowing us to obtain a method for composing middleware architectures which can be used in practise. In this way, we facilitate the systematic study and analysis of the different compositions and provide a method for constructing quality systems.

Acknowledgements

First of all I would like to thank Prof. Jean-Pierre Banâtre from the Université de Rennes I, Dr. Jacky Estublier from CNRS, Prof. Cliff Jones from the University of Newcastle upon Tyne, Prof. Nicole Lévy from the Université de Versailles St-Quentin en Yvelines, and Dr. Joseph Sifakis from CNRS, for honouring me by accepting to be members of my thesis committee and for their invaluable comments on my work and its perspectives.

This work would have not been possible without the help, guidance and support of my advisor Dr. Valérie Issarny. I could never thank her enough for these three and a half years that I have passed working with her.

I would also like to thank the members of the Solidor INRIA research project, both at Rennes, where I started, and at Rocquencourt. Among these, I wish to thank two persons in particular: Dr. Michel Banâtre, the leader of the Solidor project who fostered a friendly and inspiring working environment and Teresa Higuera for all the good time we had while sharing an office and above all her patience and good heart. Another person I would like to thank is Prof. Nicole Lévy, for her encouragement during the final months of my thesis and, especially, during the period of the defence. It was a pleasure and an honour to have worked with them all; I wish them all the best.

I would also like to thank the people who went through the trouble of trying to correct the extended summary in French of this thesis, that is, Dr. Valérie Issarny, Malika Boulkenafed and Moussa Amrani. They did an excellent job and were always happy to answer my questions. It goes without saying that I am completely responsible for any remaining typos, grammatical errors, *etc.*

This work was done while I was at INRIA, without the financial and technical support of which it would have been impossible.

I would also like to express my gratitude to my dear friends, Dr. Apostolos Zarras, Dr. Titos Saridakis and Dr. Apostolos Kountouris. They are the best friends a person could wish for. Always there to offer encouragement and new thought-provoking ideas and questions.

At this moment I would also like to express my gratitude to all the teachers I had. Without them and their help I could not have reached here.

Finally, I would like to thank my parents, Konstantinos & Nelly, as well as, my sister Marianna, for their love and continuous support through all these years.

Contents

Résumé			i
Abstract			iii
Acknowle	edgements		vii
Contents			xii
List of Fi	List of Figures		
List of Tables			xv
List of Li	stings	2	rvii
Part I :	Composition of Software Architectures		1
I Introdu	iction		3
I.1	Component-Based Software Engineering	•	7
I.2	Composing Software Architectures	•	9
I.3	Document Structure		11

II	Basi	ic Con	cepts of S	oftware Architectures	13
	II.1	Ge	neral Noti	ons	13
	II.2	No	tions Spec	rific to Software Architectures	15
		II.2.1	Middle	ware Architectures	18
	II.3	Re	presentati	on of Software Architectures	20
		II.3.1	Overvi	ew of Existing ADLs	20
			II.3.1.1	Connectors as First Class Architectural Elements	
					21
			II.3.1.2	Underlying Formalism for an ADL	22
		II.3.2	Model	Checkers	23
		II.3.3	An AD	L for Composing Middleware Architectures	26
			II.3.3.1	A Graphical ADL for Middleware Architectures	29
	II.4	Co	mposition	of Middleware Architectures	36
III	Rel	lated V	Vork		41
	III.1	Sp	ecification	s	41
	III.2	Co	mposition	and Software Architectures	43
		III.2.1	Vertica	al/Horizontal Composition	44
		III.2.2	Featur	e Composition in Telephone Systems	46
		III.2.3	Archit	ectural Views	48
			III.2.3.1	Inconsistent Views	51
		III.2.4	Archit	ectural Unification	53
		III.2.5	Conne	ctor Transformations	54
			III.2.5.1	Aspect-Oriented Programming	55
	III.3	Co	mposition	of Modules	56
		III.3.1	Compo	osition of Linear Architectures	57
IV	Coi	nposit	ion as Mo	del Checking	59
	IV.1	- Co	mposing N	Aiddleware Architectures	59
		IV.1.1	Search	ning for Valid Compositions	62
	IV.2	Co	mposition	of Architectures as a Model Checking Problem .	65

	IV.2.1	l Compo	osing with the SPIN Model Checker	66
		IV.2.1.1	Composition in Two Stages	66
		IV.2.1.2	The <i>Binder</i>	67
	IV.3 As	ssessment		69
v	Constrain	ing the Se	arch Space	73
	V.1 Co	onstraining	Through Structure	73
	V.1.1	Forma	l Definition of Structural Constraints	74
		V.1.1.1	Constraints for Linear Architectures	74
		V.1.1.2	Constraints for Non-Linear Architectures	77
	V.2 Co	onstraints a	and Model Checking	80
	V.2.1	Transf	orming Structural Constraints to a Compatibility	80
	$\mathbf{V} 0 0$		ample of Compaging Architectures I	80 85
	V.2.2	All Exe	raints to Construct the Compositions	80
	V.3 U.	Constr	noting Linear Architectures	01
	V.J.1 V.2.0	Constr	neting Non Linear Architectures	91
	V.J.Z		Finding Fan Out and Fan In Nodes in the Con	90
		v.3.2.1 fi	guration Graph	94
	V.3.3	An Exa	ample of Composing Architectures - II	95
	V.4 As	ssessment		95
VI	A Uml To	ol for Soft	ware Architectures	101
	VI.1 W	hy Uмl ?		101
	VI.2 So	oftware Arc	hitectures and UML	102
	VI.2.1	l Compo	onent in UML	103
	VI.2.2	2 Conne	ctor in UML	107
	VI.2.3	B Config	uration in Uml	108
	VI.3 A chite	UмL-Based ectures .	Environment for Composition of Middleware Ar-	110
	VI.3.1	l Constr Environ	ucting Structurally Valid Compositions in a UмL nent	110

VI.4 Conclusions	13
VII Conclusions 11	5
VII.1 Composing Middleware Architectures	16
VII.1.1 Assessing the Degree of Reusability of Middleware Ar- chitectures	18
VII.2 Open Issues and Future Directions	۱9
VII.2.1 Multiple Instances of a Component	19
VII.2.2 Composition at Different Abstraction Levels	20
VII.2.3 Selecting a Composed Middleware Architecture for a System 12 VII.2.3.1 Selection through Model-Checking	20
VII.2.3.2 Selection through Graph Characteristics 12 VII.2.3.3 Selection through Quantitative Analysis 12	22 23
VII.2.4 Composing Software Architectures in General 12	24
Bibliography 12	5
Part II : Appendices 153	3
A Operators of Temporal Logic 15	5

B	PROMELA Models: The Code	157

List of Figures

II.1	An abstract RPC connector in ACME	28
II.2	A refined RPC connector in ACME	28
II.3	A refined RPC connector in our ADL	29
II.4	Two middleware architectures	37
II.5	"Parallel" composition of middleware architectures	38
II.6	"Serial" composition of middleware architectures	38
II.7	Composition of middleware architectures by interposition	39
III.1	Horizontal composition of two architectures	45
III.2	The "4+1" views methodology	50
III.3	A diagram	50
III.4	Two instance diagrams	51
IV.1	Effect of fan-out degrees on copies needed	61
V.1	Two architectures with multiple heterogeneous links \ldots .	77
V.2	Inability to compose architectures with multiple heterogeneous links	78
V.3	A different architecture with multiple heterogeneous links	78
V.4	Composing architectures with multiple heterogeneous links .	79
V.5	Two middleware architectures	85
V.6	Encode-Decode & Fork-Merge as used with SPIN	88
V.7	Two solutions for Fork-Merge \oplus Encode-Decode $\ . \ . \ . \ .$	89
V.8	Two solutions for Encode-Decode \oplus Fork-Merge \ldots	90

V.9	A (wrong) candidate configuration for Fork-Merge \oplus Encode-	
	Decode	90
V.10	$\textbf{Results for Fork-Merge}_L \oplus \textbf{Encode-Decode} \ldots \ldots \ldots \ldots$	93
V.13	Unexpected compositions for Fork-Merge & Encode-Decode .	96
V.11	Results for Encode-Decode \oplus Fork-Merge _L	98
V.12	Results for Fork-Merge \oplus Encode-Decode $\ldots \ldots \ldots \ldots$	99
VI.1	UML collaboration diagrams for Encode-Decode and Fork-Merge	105
VI.2	A component definition using UML	106
VI.3	A connector definition using UML	109
VI.4	Nodes in the connection graph of the Fork-Merge architecture	111
VI.5	The connection graph of the Fork-Merge architecture \ldots .	112
VII.1	An unexpected solution of Fork-Merge \oplus Encode-Decode, \cdot . 1	123

List of Tables

II.1	Comparison of three model checkers
V.1	Compatibility relation for Fork-Merge \oplus Encode-Decode \ldots 87
A.1	The temporal logic operators
A.2	Some properties of the temporal logic operators
A.3	Standard logic operators

List of Listings

II.1	An abstract RPC connector in ACME, with $\ensuremath{PROMELA}$ specifications 30
II.2	A refined RPC connector in ACME, with PROMELA specifications 31
IV.1	Message source for testing lossless, FIFO message transmission 64
IV.2	Message sink for testing lossless, FIFO message transmission . $\ 64$
IV.3	Choosing a number non-deterministically $\ldots \ldots \ldots \ldots \ldots 68$
IV.4	Randomly binding input and output ports
IV.5	Choosing a number non-deterministically - (II) $\ldots \ldots \ldots 71$
V.1	<i>Binder</i> with constraints on the possible bindings 81
VI.1	ADL Component definition in OCL/UML
VI.2	ADL Connector definition in Ocl/UML
VI.3	ADL Connector Refinement in Ocl/UML
VI.4	Ocl constraint for collaboration diagrams
B.1	Definition of architectural elements of the Encode-Decode ar- hitecture
B.2	Definition of architectural elements of the Fork-Merge archi-
te	ecture
B.3	Definition of the Client and Message-Sink
B.4	Model for the composition of Encode-Decode and Fork-Merge $\ . \ 169$
B.5	Model for the composition of Fork-Merge and Encode-Decode . 183

Part I

Composition of Software Architectures

I Introduction

Computer systems currently being built are becoming more and more complex. Ever since the hardware components have acquired the level of reliability we are used to expect from them nowadays, the attention of system developers has shifted from the hardware aspect of the systems to the software one.

However, software has proven to be a lot more difficult than hardware to get right. Dijkstra [40, 41] clearly explained the reasons for this difficulty, pointing out that software is essentially mathematics. Thus, it lacks properties of physical objects, such as the fact that if we successfully test some piece of hardware at two extreme cases then we can safely assume that it will also work properly in between of these extremes. For a number of reasons, however, software is still developed as if it was hardware. First, the success of the hardware community at taming the early problems that caused hardware failures and arriving at a point where very complex hardware constructions could be expected to have a high level of reliability, caused many to hope that by applying the same methodologies to software we could arrive at similar levels of robustness. Another reason was the fact that, unlike hardware, legal responsibility for problems caused by buggy, *i.e.*, *wrong*, software is still very uncommon. In fact, most of the programs currently being sold, are provided with a limited warranty on an "as is" basis. Finally, another reason for the current development methodologies is the fact that application of formal methods in an industrial setting is still in its infancy, either because they cannot scale to industrial size applications or because they are too difficult to use and demand highly skilled developers.

However, things are slowly changing towards a more rigid development methodology. Reasons for this change are numerous as well. First of all, our experience with the use of formal methods early on in the construction of software (and hardware) systems is increasing every day. Tools that allow one to use formal methods become more robust and as they are starting to be used in the industry, solutions are found that allow them to scale to larger problem sizes, leaving the usual small scale examples we were used to see them

applied to. Users are also starting to expect more robust applications and as computerised systems become an ever increasing part of our day to day life, the providers offering such systems start facing legal responsibilities. Safetycritical applications, like software controlling medical instruments, planes or automobiles, is certainly one such case and the interest in the safety-critical community on formal methods is increasing [21]. Nevertheless, the wide application of computers makes it so that even software, which one would not consider to be safety-critical as such, has to be correct. For example, Internet2, the new generation of Internet currently being developed, tries to implement various quality of service (QoS) guarantees, such as prevention of data loss or minimisation of delays. However, a number of applications that will eventually depend on these quality of service guarantees will be themselves safety-critical applications, e.g., telemedicine. As a consequence of this, we will eventually have to guarantee the same standards of reliability and correctness for the underlying infrastructure, *i.e.*, protocols, network stacks, operating systems, etc.. Sometimes, even when such responsibilities do not exist, it is paramount for companies to ensure that their products behave correctly for pure financial reasons. One such example is the case of Intel, which has invested greatly in the use of formal methods to ensure correctness of its products, in the hope that it could avoid bugs that might cause it to reclaim vast quantities of chips from the market and suffer a marketing disaster, as was the case with the Pentium division bug. Thus, there is an ongoing effort at Intel to formally verify the mathematical software used to implement floating-point arithmetic, both in the case where this is implemented directly in hardware or in some software library [76, 158].

This change in mentalities is also witnessed by the increasing interest in semi-formal methods such as UML for describing and analysing software systems before their construction. Work on software architectures, *i.e.*, the description of a system's basic constituents and how these interact [188], has been carried out in the academic community for the same reason. By concentrating on the basic aspects of a system, without having to deal with all the particularities of a full-blown implementation, one is able to reason about and analyse huge constructions and effectively apply current formal methods technology. Relationships and dependencies among components can be identified and investigated at a higher level of abstraction quite easily, which highly facilitates the system developer's job, if not making it simply possible. The importance of the architecture of a software system has been greatly acknowledged by the industry as well and standards concerning it have already been produced by various organisations, the latest one being IEEE Std 1471 [89], which aims at standardising conventions on architectural descriptions. Another witness of the interest of the industry on software architectures is the latest shift of the OMG's focus, from being a particular middleware solution's, *i.e.*, CORBA, standardisation organisation, to one that deals with more abstract, or Model Driven, as they call them, middleware architectures [10, 157, 194]. Their aim, which greatly reflects what the industry expects from the software architecture community, is that they could provide developers with the means to describe the middleware infrastructure they need, without being locked into a particular middleware technology (CORBA/COM/EJB). Thus, they hope that they can more easily replace the middleware infrastructure when a new, better one appears and ease the cooperation of systems using different infrastructures.

Abstraction and use of different perspectives from which to look at a system's architecture also allow us to reason about the various non-functional properties the system provides, such as transactional semantics, security, *etc.*. These different per non-functional property perspectives lead to architectural descriptions of particular aspects of the system, each one describing how the system is providing the non-functional property under consideration. In effect, what they depict is the particular interaction protocols and the underlying mechanisms used, so that the components of the system can attain the desired property. These protocols, also known as *connectors* in software architectures, are obviously more complex than simple ones like RPC, sharedmemory and pipe connectors.

However, once we have a clear understanding and a design of each different aspect of the system, we face a problem. We must find a way to compose these different aspects together, so as to derive the overall system architectural description and identify the dependencies among the different connectors. Up to now, this task was borne by the system architects who had their experience as a sole aid when trying to make an educated guess at what would be the best way to compose the different aspects, so as to achieve the best compromise among the various properties needed. However, the possible ways for composing different aspects is large enough that it is almost certain that a human will overlook most of them.

In addition, it is often the case that we have not designed the aspects we need ourselves. For example, when designing a system, we may reach a point where we need to introduce mechanisms, *i.e.*, complex connectors, for transactional semantics and secure communications. For both of these nonfunctional properties there is a number of different existing solutions. So, it makes sense to try to evaluate these for applicability to our system, before trying to develop an in-house solution. Then, however, we have to try all possible combinations of different transaction and security related solutions to find which ones better fit our purposes. During this examination, we will most certainly find that different solutions make different basic assumptions on the underlying system. For example, one may assume that communication is done in a synchronous manner, while another that it is done asynchronously. Differences will also appear on the exact non-functional property each solution is offering. So while one solution providing "transactional semantics" may provide simple transactions, another one may provide nested transactions as well. The same holds for the case of security, where one solution may be relying on single key encryption, while another on public/private key encryption. Finally, for each pair of transaction and security solution, we have to examine all possible ways to combine them, since in general there exists more than one viable way. Worse yet, we have to examine as many of them as possible. This is because, even if two different connectors provide us with exactly the same non-functional set of properties and make the same underlying assumptions, it is usually the case that they differ in other aspects. Examples of possible differences include their throughput, the number of resources (memory/CPU time) they need, or aspects such as centralised *versus* distributed design.

It is evident then, that as we are moving to more complex systems, which require an ever increasing number of different non-functional properties, these complex connectors become more and more crucial to the construction and eventual use of the systems. Since there are multiple non-functional properties and variants of them and many different substrate systems, the existing complex connectors cover only a small number of all the possible combinations one may need. Thus, it is often the case, that the exact complex connectors one needs for a particular software system will not yet be readily available from some vendor and the system developers will have to construct them themselves. Our work aims at helping the system architects to identify the best compositions of simple connectors which implement such complex connectors. For this, we have developed a method for automatically identifying all of the possible compositions of the different simple connectors, thus ensuring that architects will cover the whole spectrum of available solutions before committing to a specific one. The proposed method attacks the inherent intractability of the problem by exploiting the structural information present in the architectural descriptions of the simpler components, using it as a guide for their composition. Having such an automatic method for composing complex connectors, will greatly ease the construction of complex systems, especially when these are developed following the component-based software development paradigm.

I.1 Component-Based Software Engineering

When asked to build a complex connector, a sound engineering decision is to try to build it by reusing existing mechanisms. This is because reuse allows system designers to save time by focusing on those components that are particular to the specific system they are working on, instead of re-implementing already existing solutions. In addition, reuse helps diminish costs relating to maintaining and adapting the system later on, since reusable components tend to have fewer errors than those implemented explicitly for a given system, and are easier to change/replace since, for reusability's sake, they adhere to standard and well documented ways of communicating with their environments. Finally, it usually costs less to buy a component than to develop it in-house, since the producers of such components divide the costs of development over the (expected) number of copies sold.

All these are the reasons for the growing interest in *component-based soft*ware engineering (CBSE) and to its subfield known as components off the shelf (COTS) construction. In the latter, the idea of component-based software engineering has been driven to the point of advocating construction of systems by simply assembling existing commodity components, *i.e.*, components that are being manufactured by others for a general use, see for example [22, 32, 151]. For the same reasons, there is also a growing interest in middleware solutions, either object-oriented ones [112, 139, 140, 155, 156, 201] or message-oriented ones [88], since these are the infrastructure needed to combine components/sub-systems developed using different technology, e.g., operating systems, programming languages, etc.. Currently there already exists quite a large set of reusable components, often referred to as middleware in the setting of distributed systems, and an equally large set of architectural/design patterns, i.e., of architectures that use such reusable components in order to provide a particular property to an application. For example, there are many implementations of the CORBA Services [156], as well as of Enterprise Java Beans (EJB) [201].

Unfortunately, component-based software engineering has not yet been as successful as expected. Reasons for this can be found in such papers as [32, 64]. There, we see that most of the problems arise because the designers of reusable components have made certain assumptions which they have not documented. In fact, the current practice consists of providing little, if any, information concerning the architecture of a reusable component, thus forcing its users to forgo a reverse engineering/testing phase in order to assure themselves that the components can indeed be used within their particular context. This unfortunate situation is rather caused by a common held belief that formal methods (and therefore descriptions) of software artifacts are too difficult to use and do not bring a big return on investment (which in part is true given the complete lack of any legal liability on the part of software providers concerning errors and defects in their products). For example, in [148], an article given as recommended reading from the IEEE Architecture Working Group, we can find the following statement:

"... most software systems (*e.g.*, multi-threaded distributed computing systems) are too complex to model completely."

This statement illustrates the common held belief that a model should cover every single aspect of a system, which is clearly false, since models are by definition abstractions and their very purpose is to remove unneeded complexity present in a system, so as to be able to reason about its basic properties. Furthermore, it shows the industry's idea that it is possible to build something, even if we are unable to give an abstract description of it. It is our opinion, that being unable to abstract the technical problems of a system, is a clear sign that we do not understand the system. Therefore, it is illogical to try to develop it and attempts to do so, will lead to systems that only work by chance for the most simple cases. In addition, systems developed in such a manner are essentially unmaintainable, since no one has a clear understanding of their overall structure. In fact, such an attitude is exemplar of technicians, instead of engineers. No engineer would ever try to build a complex system without creating models and analysing them before. Trying to construct, for example, a nuclear plant without designing it first because "it is too complex" would certainly be unacceptable to all. It is our belief that this current practice of providing just the interface of the components and (possibly) a small description of its behaviour in a natural language, is the major reason that has not allowed CBSE to fulfil its promises. An article further discussing the problems created by such "Black Box" components and advocating for components that provide more information than just input-output relations is [26].

Of course, there are still open issues concerning component-based software engineering, see for example [152]. One of the questions that naturally arises about it is how is it possible to ease the search among all the available components for particular ones needed by the system we are trying to build. For this, research has been done concerning repositories of components, see for example [79, 184]. In [215], we can also see how one can customise such components to continue to respect the application requirements even as these change during the system's life-cycle. Another issue is how can one facilitate the construction of new components/connectors that can be used in such a paradigm. Since no architectural pattern can be expected to provide all the different kinds of properties a real system requires, the designer will eventually be obliged to either create a new pattern from scratch or try to reuse existing ones and to compose them.

Given the costs in developing a completely new pattern and components, and the benefits of reuse, it is only regrettable that designers have no available methods and tools for easing their task of composing different architectural patterns. Currently, one has to investigate different combinations of solutions, *e.g.*, *security_solution*_i with *reliability_solution*_j, in order to find the ones that can best cooperate with each other. In addition, one has to explore the different ways of combining/composing a set of *particular* designs, since there is more than a single way to compose architectures, when these are indeed composable.

To make things worse, even after having found a set of solutions that can indeed cooperate, one has to continue investigating combinations of other existing solutions as well, so as to find the set that optimises other requirements, such as system throughput, cost of obtaining the required components, cost of training in-house developers at using them, *etc.*.

I.2 Composing Software Architectures

From the above discussion it becomes apparent that the designer is faced with a large number of different cases to be explored and assessed. The fact that currently no aid exists forces one to investigate very few of these cases. So, designers just try to make an educated guess of what a "good enough" solution would be. However, as is already well known from other areas, such as that of program optimisation, solutions, that at first seem fast, small or in general "good" enough, are quite often found to have none of these properties when put under close scrutiny. For this reason, if one wants to obtain a truly good solution, the different possible solutions should be thoroughly investigated, in order to avoid common fallacies that lead to sub-optimal solutions. This conclusion, of course, does not facilitate the architect's task at all. Therefore, we investigate ways with which all these different cases can be easily identified and assessed with the less possible user intervention, so as to automate as far as possible the process. In this way the search for candidate solutions to providing multiple non-functional properties would be sped up and become far less cumbersome and tedious.

This thesis examines the problem of automatically composing different software architectures, so as to help designers to identify reusable complex connectors that can provide a multitude of non-functional properties. In par-

ticular, it presents a method for automatically constructing all possible compositions of two architectures which describe connectors. It also shows how this method can be refined, so as to avoid the state-space explosion problem, when the to be composed architectures are of a realistic size. For this, it exploits the structural information present in the initial architectures as a guide for identifying how the components implementing the different connectors can be connected together. As an example, let us assume that one of the connectors is a secure RPC one, using an encoder and a decoder to encrypt procedure calls between the client and the server. Then, in whatever combination of it with another connector, it should always be the case that the encoder is (eventually) sending some data to the decoder and not the other way round. We also use the information concerning middleware/application components in a connector, *i.e.*, components realizing the connector versus components of the application that will be eventually using it, to remove cases where some middleware component is prematurely trying to send data to an application component. Using the previous example of the secure RPC connector, we should therefore assure that the encoder will never send its output to an application component directly. This set of constraints can help greatly diminish the possible compositions of the two connectors into a manageable number. Finally, we show how these results are assessed in order to choose the one that best fulfils the overall requirements of the particular system which is to be constructed.

It should be mentioned that the methods described herein can also be used by the designer of a new architectural pattern or reusable component/middleware solution, to search for incompatibilities and insufficiencies, by trying to compose with other already existing patterns. Thus, problems can be identified and corrected early on in the design phase. In this manner, the development of reusable components can be made easier and the components themselves more robust by using this method as a high-level, software architecture debugging facility. Since the costs of developing a reusable component are significant, such an aid is particularly important, because it augments the possible areas of applicability of the component, thus increasing the chances of it being used in the future and the costs of its development being eventually recompensed. Therefore, the developers of reusable components would have a bigger incentive in investing into the production of more such components. Additionally, the consumers of such technology would also be more inclined in buying such products, since they would know that they can use them to solve a particular problem that arises in many different, and yet similar, situations without being constrained by compatibility problems, thus amortising their investment. The problem of architectural mismatch was first identified in [64]. Being able to early debug an architecture for mismatches with already established ones can greatly increase and ease the application of component-based software engineering. Indeed, such architectural mismatches are the hardest ones to solve when trying to build a system out of existing parts. The reason for this is that low level mismatches, such as mismatches in programming languages or database schemas can usually be easily solved by using proxies or mediators. For high level mismatches, however, such solutions are very difficult to produce because one has to fight against the logic and the assumptions behind the different parts used. So, instead of gaining from reuse, architects find themselves trying to devise ways to make some parts work, in the way they need them to. Given the fact that reusable parts usually export very limited information concerning their internal workings and/or mechanisms to change these, in order to increase reusability and allow their constructors to change the internals without having to change the interfaces that their users have been used to, changing the logic of such a part becomes very difficult to accomplish and greatly diminishes the expected economic and engineering benefits of CBSE.

I.3 Document Structure

This section presents the structure of the rest of this document. Chapter II presents the general concepts of software architectures, as well as, the particular software architecture representation we use. It introduces the middleware architectures we are particularly targeting for composition and explains what we are trying to achieve when composing middleware architectures. Chapter III presents work related to the problem of composing software architectures. In Chapter IV we transform the problem of composing two middleware architectures into a model checking problem. In this way, we obtain a more formal description of the problem and set the view from which we try to solve it in the following chapters. Chapter V follows with particular methods for quickly constructing and verifying the possible compositions of middleware architectures, without suffering from the state-explosion problem, which is inherent in the composition problem. Then, in Chapter VI we present a UML-based environment for describing and composing software architectures, which can be more easily used by practitioners than current ADL-based environments and which allows to take advantage of the existing, industrial strength tools for UML. Finally, Chapter VII concludes this document with a brief summary, the contribution of this thesis and the future perspectives of this work.

II Basic Concepts of Software Architectures

In this chapter, we describe the various basic concepts relating to software architectures.

In the first two parts, we define the different terms as used in the literature in general and, more specifically, as used herein. It should be noted that some of these definitions are not globally accepted, *e.g.*, there are researchers who consider connectors to be, more or less, a special class of components. This, however, is not a real problem, because the differences are due to the different approaches and pursuits, or sometimes they appear as a consequence of the particular formalism used. In Darwin [39, 127, 128], for example, connectors are not considered as first class elements because the formalism used (automata) for describing components and connectors naturally leads to connectors that have exactly the same properties as components do. Another example where the elements of an architectural description depend on the kind of analyses and transformations one wants to perform with it can be found in [216], where the architectural description has been augmented with additional elements that allow one to assess the reliability of the software at the architectural level. Readers should note, however, that Software Architecture is quite a young field. Thus, notions and methods are continually being discovered and clarified [65].

In Section II.3 we present the representation of software architecture used in this thesis and give the reasons for the particular choices we have made about the languages used.

II.1 General Notions

Software architectures deal with software intensive systems, that is, systems where the software components play a crucial rôle for their functionality and success.

We start this section by defining some basic terms relating to software systems, before moving on to Section II.2, which defines notions particular to software architectures as used in this document.

Examining the notion of a system itself, we can see that it is being used extensively in many different contexts. Herein we use it with its original meaning, which can be made clearer if we look at the etymology of the word. *System* is, therefore, the English version of the Greek word σύστημα, a *whole compounded* of several parts or members (from [116].) The word σύστημα is itself a composite word, from "σύν" (*with, along with, together, at the same time*) and "ĭστημι" (to stand), i.e., its literal meaning is *co-standing*. As the name implies, a system is an assembly of collaborating entities, which share a common purpose that they try to accomplish through their collaboration. The collaboration/interaction aspect of the word stems from the fact that the system constituents are "standing" instead of just "lying".

In the literature, we can find some often recurring classes of systems, especially *monolithic systems* and *legacy systems*. A monolithic system is one where the collaboration among its different components is complicated, usually due to constraints which are no longer valid, *e.g.*, small size of available computer memory, need to support slow processors, lack of relative standards, *etc.* or just because it was not well designed, and therefore is difficult to maintain/extend. Unlike what its name suggests, it is not a system that is made of one component, because all systems, by definition, are comprised of multiple components. It is just because of its complexity that we call it monolithic, to stress the fact that we cannot easily identify the different components comprising it. A legacy system, as its name suggests, is a system developed in the past and which usually is difficult to maintain, reuse or even use, due to reasons such as: monolithic design, use of standards that have been abandoned, aging/no longer available hardware, unavailability of programmers knowing the programming language used during its development, *etc.*.

Since, however, even monolithic systems are comprised of components, then what does CBSE aim at exactly? Its aim is to help design and construct systems where the boundaries among components are clearly set and their interactions/collaboration are not overly complex. Thus, by using it, we hope to be able to describe and build systems that are complex, but, at the same time, less difficult to analyse. We also hope that, by clearly defining and simplifying the boundaries of each component, we can create a market of component manufacturers, which, by specialisation, will lead to higher component reliability and decreased costs per component. In this way, we hope to increase our confidence in the reliability of the systems we are building and using in our everyday life, while making their development less expensive.

If we now move inside a system and consider its components, we will first of all have to define their *interfaces*. An interface, as its name suggests, is the common boundary across some communicating entities. It consists of a set of *ports, i.e.*, places at which communication can take place, and their respective *types, i.e.*, the kinds of messages that can be received at these ports. From the above definition it follows that an entity may have multiple interfaces, depending on the entities with which it engages in communication. Of these, its *general interface* is of particular importance. The general interface, often referred to simply as *the interface* of an entity, is the set of all the ports of that entity, parts of which can be used when communicating with others to constitute a particular interface.

Having talked about interfaces and ports, the next basic notion is that of a *binding*. A binding, therefore, is a declaration that a set of ports belonging to (possibly different) components will be used for a particular interaction. That is, that the datum, which a component is sending at a particular output port of it, will be received at a particular input port of another component. A binding can be a one-to-one relation, as in the case where a pipe is connecting one output of some filter with one input of another one, or it can be a one-tomany relation, as in the case where some component broadcasts a message to multiple recipients.

II.2 Notions Specific to Software Architectures

In order to move closer to software architectures, we consider now the general notion of *architecture*. It turns out that this is a rather tricky notion to define, especially due to the many different ways we are using the word in everyday discourse. If we look at the definition of the word in a dictionary [126], we can categorise the definitions given into two major classes. First, an architecture is used to refer to a real-world artifact, *i.e.*, "formation or construction as or as if as the result of conscious act / architectural product or work". Then again, it is also used to refer to a design/form/style of something built or as a method of building, *i.e.*, "the art or science of building; specifically: the art or practice of designing and building structures and especially habitable ones / a unifying or coherent form or structure / a method or style of building".

Needless to say, that using the same word for both the design, method of building an artifact and for the final artifact itself is at least confusing. By considering, however, the notion of an *architect*, we can help shed some light to this confusion. The word architect comes from the Greek word ἀρχιτέκτων: chief-artificer, master-builder, director of works (from [116].) It becomes apparent now, that the subject matter of an architect, *i.e.*, the architecture, is the provision of directions, *i.e.*, a design, to the developers of an artifact. The purpose of this design is to explain to the builders how the parts assigned to their responsibility will be composed together in the end and thus clarify the interdependencies among them. This design also serves as a way to communicate to the client the tasks that will need to be fulfilled and the general properties of the artifact under development. Therefore, an architecture is, by definition, a design at a high level of abstraction: on one hand, the developers already know how to complete the tasks that the architect will assign to them, and, on the other hand, the clients cannot, in general, understand all the technical details that a more detailed design would have contained. In the subject of software architectures, it is fairly accepted that the description an architect must provide for a system, should contain definitions of at least three kinds of entities: the *components* of the system, the *connectors* used in it and the configuration.

A component can be defined either through its purpose, *i.e.*, through a *teleological* definition, or its characteristics, *i.e.*, an *ontological* definition. For completeness sake, we will provide both definitions. For identifying the purpose of a component, we only need go back to the definition of a system. From there, it is evident that the purpose of a component is to provide a certain functionality to a particular system. In other words, we cannot think of a component as something existing in isolation, only as something that is a part, as its name suggests, of a bigger entity.

The characteristics of a component, *i.e.*, its ontological definition, are harder to describe, since they depend on the different analyses one may wish to perform with an architecture. For example, people who wish to perform at an early stage of the development an analysis for the reliability of the system, would have to assume that each component has a given mean time before failure (MTBF) associated with it. On the other hand, if someone wishes to automatically construct the final system from the architectural description, he would need to associate some sort of source code with each component. For our purposes, however, we can constrain ourselves to a minimal set of characteristics. Therefore, in our work the type of a component is defined by three attributes. The first of these is its *required interface*, *i.e.*, the set of actions that the component itself needs others to perform on its behalf, so that it can accomplish its purpose. The second attribute is its *provided interface*, *i.e.*, a set of all the actions it can perform for other components (which is its general interface). Finally, we have to attribute to each component a *behaviour*
model, i.e., a set of rules describing its behaviour in an abstract manner. It should be noted, that any of the required or provided interfaces may be equal to the empty set. This is because a component may need nothing from its environment in order to fulfil its responsibilities, as is the case of a random number generator for example. It may also provide no particular interface to the rest of the system, because it is the initiator of the system's functionality, as is the case of the client in a client-server system. However, in no case can a component have both its required and provided interfaces be equal to the empty set, since then it would be of no use to the rest of the system.

As we have already mentioned, components of a system engage in various patterns of interaction so as to fulfil the system's purpose. We model these patterns of interaction, or interaction protocols, through the notion of a *connector*. Just like a component, a connector can be defined either teleologically or ontologically.

Its teleological definition, as aforementioned, states that the purpose of a connector is exactly to specify the particular interaction protocol that is used among a set of collaborating components in a particular system.

Looking at it now from an ontological perspective, we see that it is characterised at least by its *rôles*, *i.e.*, the set of participants in the interaction protocol, and its *behaviour model* that describes the exact interactions the participants will make. A rôle identifies a participant in the interaction protocol as far as its *intent* or *responsibility* is concerned. It does not, however, consider its interface. For example, a pipe connector has two rôles, a producer and a consumer. The assigning of these two rôles to some components does not depend on the interfaces of the components but rather on their intentions/responsibilities in a particular system. In other words, a rôle describes the expected *local* behaviour of each of the interacting parties [6, 7]. That is, it describes the behaviour which the specific participant assuming that rôle should abide to, in order for the overall communication protocol described by the connector to work correctly.

We must emphasise that even though a connector may be implemented through a collaboration of components/connectors, it has no interface of its own. Instead, when used in a particular setting to bind together a set of ports, its rôles inherit the interfaces of the ports of the participants to which they are bound and use these during the exchanges of messages. This property, in fact, is what allows us to say that we are connecting two ports of type \mathcal{A} with an RPc connector and two other ports of type \mathcal{B} , where $\mathcal{A} \neq \mathcal{B}$, with (the same kind of) an RPc connector, without having to introduce an RPc_{\mathcal{A}} and an RPc_{\mathcal{B}} connector. In addition, this property allows us to change connectors between components, without having to change the components themselves. Moving to a lower level of abstraction, this in essence means that the connectors contain in them the wrappers that allow the components to interact through their proper interfaces using the particular communication protocols.

Having discussed components and connectors, we move now to the last required element for our definition of an architecture; the *configuration*. The configuration, is none other but the description of how the various components and connectors are bound together to form the particular system described by the architecture.

In the literature, we can find two kinds of configurations: the *static configuration* of a system and the *dynamic configuration* of it. The static configuration contains the different component and connector *types*, as well as their requireprovide relationships, *i.e.*, which component provides the interface required by another one. It is, in effect, a *collaboration diagram* for the components, in the sense used in *responsibility-driven design* (RDD) [213], *not*, however, in the sense used in UML [206]. One can find more about this unfortunate use of the term collaboration diagram in UML at [190, 191].

The dynamic configuration, on the other hand, contains the different component and connector *instances*, as well as their interconnections, *i.e.*, the particular bindings among ports and rôles. It is the equivalent of a collaboration diagram in UML, *i.e.*, an interaction diagram.

II.2.1 Middleware Architectures

We finish our definition of terms with the notion of a *middleware architecture*, which is central to our work. We define, therefore, a middleware architecture as an architectural description of a complex connector, *i.e.*, an architectural description of a general solution to a non-functional problem, such as reliability, security, persistency, *etc.*. These complex connectors/middleware solutions are developed and used for a number of reasons. First, they are needed in order to ease interoperability among different computing systems and development environments. In other words, they form the layer of a system that deals with masking differences in hardware and operating systems, *e.g.*, byte order or byte size, and with masking differences in the programming languages used for developing the application logic of the particular system. However, middleware solutions are aiming at solving more intricate problems, than just masking hardware, operating systems and programming languages differences. Such problems include providing widely available solutions for common needed services such as trading services, name servers, persistency, transactions, *etc.*. The need for these services is increasing, as systems become more complex. On the other hand, as systems are becoming more and more distributed in nature, often constructed as a federation of systems belonging to different stake-holders, these solutions must be provided at a level higher than the operating system, to allow for different computing systems to cooperate. So middleware solutions aim at establishing a semi-standardised framework for such services, which provides system developers a common layer at which integration of different infrastructures becomes possible.

Since middleware solutions were developed from an operating/network systems development viewpoint, the terminology used is different from the one used for software architectures. However, the concepts themselves coincide. As we have seen, a connector has a set of components that implement the protocol interactions it is supposed to support and a set of rôles that identify the different participants to the protocol. Middleware architectures, as well, are divided into a set of middleware (or specific) components and application (or generic) components. The former, are specified in detail and correspond to the reusable part of the architecture, *i.e.*, to the components that implement the services the middleware is supposed to offer. The latter are those that an architect can substitute with components from the eventual system, which will make use of the middleware architecture and thus inherit its properties. The latter components, i.e., the generic ones, are left under-specified, to precisely allow for their substitution in a system with the particular system components that need to make use of the middleware architecture. Thus, the application components in a middleware architecture define the different rôles of the complex connector which the middleware architecture describes.

As we have already mentioned in the introduction, the middleware world is currently trying to build upon the work done on software architectures. This is the case with the aforementioned OMG's change of focus from their particular middleware technology, *i.e.*, CORBA, to a system's model similar to the one advocated by the software architectures community, which they call Model Driven Architecture [10, 157, 194]. Thus, they are now trying to offer and use broader technologies (UML, XMI/XML, *etc.*) which will allow for a more abstract description of middleware services, without being tied up with a particular middleware framework, such as CORBA, DCOM, EJB, *etc.*. Their aim is to be able to semi-automatically translate from the technology agnostic descriptions of the middleware solutions to particular middleware frameworks, by providing specific mappings for each different framework (CORBA, DCOM, EJB, *etc.*). The driving force behind this, is their desire to allow for easily substituting one particular middleware framework with another one, when the need arises. Additionally, they wish to allow for different middleware frameworks to cooperate together, to be able to support systems constructed by different organisations with different middleware technologies.

Our focus on middleware architectures is also at a higher abstraction level, since we are not interested in particular middleware technologies. We are rather focusing, from the software architectures point of view, on the different services a middleware framework might be called to provide. Effectively, we are trying to ease the development of such new complex services/middleware architectures, especially through the composition of simpler, existing middleware architectures. Our interest in composing middleware architectures is due to the fact that the complex systems of nowadays require more and more non-functional properties, which can only be provided by composing multiple middleware architectures. The fact that there are many possible ways to provide each of these non-functional properties means that architects have many different possibilities to examine. Additionally, as an effect of the great degree of reusability of middleware components, there are usually many different ways one can compose two (or more) middleware architectures. This is because middleware components can in general be connected in many different ways and still function correctly. Until now, architects had only their intuition and experience for choosing among different architectures providing a particular property and then for constructing a composition of these. Therefore, providing an automated way to compose middleware architectures is a valuable aid for being able to construct the highly specialised middleware architectures needed by the complex systems of today. This work uses the particularities of middleware architectures to make it possible to automatically construct their compositions, thus allowing architects to easily examine all different possible compositions, before selecting the one that matches best the needs of the system they are designing.

II.3 Representation of Software Architectures

This section presents our representation for describing software architectures. We start with a brief examination of the various ADLs described in the literature in Section II.3.1, mentioning particular choices they have made and then describe our choices in Section II.3.3.

II.3.1 Overview of Existing ADLs

As briefly aforementioned in the description of the constituents of a software architecture in Section II.2, representation of software architectures depends heavily on the particular properties of the system, which the architect wishes to analyse, as well as the various tasks that are to be completed. For example, there are ADLs that are used for semi-automatic code creation for the final system, while others target earlier phases of analysis for various properties, such as deadlock detection, dependability analysis, *etc.*. A classification and comparison framework for ADLs can be found in [136].

This difference in representation has lead to an effort at consolidating the various forms into a single one. The ADLToolkit project [68] is trying to create a basic architecture interchange language for ADLs, called ACME [67], to be used as a common target for mapping into/from the other ADLs. In this way, it tries to provide an easy way to utilise all the available tools developed for the different ADLs by demanding the fewer possible tools for transforming one ADL into another. In [211] we can see another attempt at creating a common framework for ADLs, through the definition of an architecture definition *meta*-language, called AML.

Another idea that has been building up momentum is the use of a standard modelling language, and in particular UML [206], for describing software architectures [81, 95, 134, 135, 143, 170, 178, 217].

In this section we look at the major points of divergence among the various ADLs.

II.3.1.1 Connectors as First Class Architectural Elements

One of the most striking differences among the various ADLs is their support of connectors as first level architectural elements. Some ADLs like Rapide [123, 124, 175], SADL [145, 183] and Darwin [39, 127, 128], do not offer connectors as first level architectural elements. Instead, they have chosen to model them with what they call connection components, i.e., with the components that are supposed to implement the connectors in question. This choice is a perfectly legal one, for two reasons. First, the formalisms they are using to describe components (and therefore connectors), *i.e.*, partial order sets, firstorder logic and automata, hide the particularities of these types. Second, the kinds of analyses these ADLs were designed for, do not need the distinction between the two concepts. On the other hand, other ADLs do differentiate between components and connectors, providing both as first-class architectural elements, e.g., UniCon [186, 187, 207], Wright [6, 7] and C2 [28, 202]. Of the latter, C2, aiming more towards Message Oriented Middleware (MOM) such as the one provided by IBM [88], has connectors that are all the same and whose purpose is to transfer the exchanged messages among the different components, by creating message channels/busses.

In our work, connectors are indeed considered as first level entities, able to describe various interaction protocols. The reason for this is the fact that the middleware architectures we are composing are complex connectors themselves. Therefore, we want to be able to describe these in an abstract way when using them in an architecture, without having to refer to the components that implement them, but at the same time clearly identifying the different rôles that these introduce.

II.3.1.2 Underlying Formalism for an ADL

Another point of departure among the various ADLs which are used to analyse the system's behaviour, is the formalism they use for describing the behaviour. With respect to this attribute, we can classify them into two groups. In the first one, ADLs use some form of logic for describing behaviour, as is the case with SADL. SADL also provides facilities to check the consistency between different hierarchy levels [146, 147, 177]. In the other group they use a modelling language, *e.g.*, Wright uses CSP [80], Darwin uses finite automata, while Rapide uses its own modelling language [174], which is based on the notion of *partial ordered sets of events (posets)* [125].

Apparently, each formalism has its advantages as well as its disadvantages. Using logic allows one to clearly express what task the architecture should complete, without having to describe the particular mechanism used to accomplish the task. This allows for greater flexibility on the developers' side, since they are more free to choose among possible implementations, while still adhering to the requirements, as these are expressed in the architecture. It is also easier to describe and prove properties of families of systems, as well as properties in infinite domains. For example, using logic it is easy to describe systems consisting of n replicas of a particular component, without having to consider a particular value for n, e.g., n = 3. It is also possible to prove general properties on data structures, e.g., messages, without having to restrain these to a finite domain, as is the case with model checkers.

Modelling languages, on the other hand, provide a formalism that looks more natural to developers, due to their resemblance to programming languages. In addition, by using a model checker it is possible to automatically validate models described in a modelling language against some property, with minimum, if any, user intervention [31, 70, 82, 83, 130]. The equivalent tools used for proving properties of models described in logic, *i.e.*, theorem provers, demand substantial user intervention and can be quite complex to use, usually needing a large period of time to get used to and learn how to use them effectively. For example, in the Web site¹ of the PVS theorem prover [173], the following is stated: "PVS is a large and complex system and it takes a long while to learn to use it effectively. You should be prepared to invest six months to become a moderately skilled user (less if you already know other verification systems, more if you need to learn logic or unlearn Z)."

Another significant advantage of model checkers over theorem provers is that, when the model is not correct, they can provide the user with a counterexample that highlights the erroneous behaviour. With theorem provers one can never be sure whether a theorem that the tool cannot prove is indeed incorrect, or the tool and its user are simply not able to prove it for some other reasons. Indeed, the lack of appropriate clues is one of the aspects that makes theorem provers difficult to use.

We should mention here that one of the current trends in formal methods is in integrating various different techniques, such as model checking, abstract interpretation, static checking and decision procedures, which, presumably, will allow for a greater applicability on real-world problems [30, 63, 77, 142, 181, 182, 189, 208]. Early examples of such unification are the PVS theorem prover [173] which has a small model checker embedded, or the Cadence SMV model checker [130, 193] which contains a small theorem prover. Other work that may be of interest, as far as the integration of theorem provers and model checkers is concerned, is [46, 181], while in [36, 179] the authors use data independent techniques [4, 214] along with Csp and its model checker, FDR, in order to verify that cryptographic protocols having an infinite number of resources, such as secret keys, are free of attacks. Another recent paper discussing the use in concert of model checking and theorem proving for verifying a real system is [102].

In our work we have chosen to use a model checker, so as to increase as far as possible the automation of the resulting solution, relying as little as possible on user intervention.

II.3.2 Model Checkers

Model checkers, see [31, 82], are tools that can deal especially well with vast search spaces and in contrast to other tools, such as theorem provers, they can be used without requiring much user intervention/guidance.

Their primary use is to identify errors in a model, i.e., to expose series of

¹http://pvs.csl.sri.com/whatispvs.html

events that can lead the modelled system in an undesired state, such as deadlock, message loss, out-of-order message reception, *etc.*. Indeed, this is their major advantage over theorem provers, since they can provide a trace of the system's behaviour that shows exactly how the erroneous state was reached. In contrast, when a theorem cannot be proved, theorem provers provide the user with very few clues as to where exactly the problem lies in. This ability is crucial to our solution, since it effectively relies in describing the correct composed architectures as faults we are looking for.

The undesired behaviour/states are, in most cases, described symbolically by the user with some variant of Temporal Logic, such as a linear-time logic (Linear Temporal Logic - LTL) or a branching-time logic (Computational Tree Logic - CTL). Their major difference is that the former considers that at any moment there exists only one possible future, while the latter considers that at each moment, time may split into alternate courses representing different possible futures. Even though it seems at first sight that CTL should be a superset of, *i.e.*, more expressive than, LTL, this is not true. In fact there are cases that can be expressed with one of them but not with the other. A fuller comparison of them can be found in [52], where CTL^{*}, a superset of both, is also presented.

Currently, there is a number of different model checking tools available. Some of them use finite automata as their modelling language, i.e., the STATE-MATE [74, 87] tool for verifying models expressed using statecharts [73], or the LTSA (Labelled Transition System Analyser) model checker [43, 44, 69] used with the Darwin ADL. For our purposes we concentrated on model checking tools which do not directly use automata as their modelling language but offer a higher level modelling languages instead, with features such as user-defined functions and data-types, communication channels, non-deterministic choice operators, loops, etc., which greatly help in easing the modelling of a system. Specifically, we have investigated three particular model checking tools which do not directly use automata-based descriptions as their modelling language: FDR2 (Failures-Divergence Refinement), SMV (Symbolic Model Verifier) and SPIN. Unlike the other two tools which use modelling languages similar to the C programming language, FDR2 [60] is based on the CSP (Communicating Sequential Processes) algebra [80]. SMV [130, 193] was originally created for verifying hardware designs, while SPIN [82, 83, 197] for verifying communication protocols.

SMV, as its name suggests, is a *symbolic* model checker; it will create a symbolic representation of the state space by using Binary Decision Diagrams (BDDs), see [24, 25, 27, 31]. This representation is usually substantially smaller than the explicit representation of the state space. Then, it will verify the required property against the state space's BDD representation. In contrast, FDR2 and SPIN are *explicit state* model checkers. That is, when trying to verify some property for a system, they may create the whole state space for the system. Nevertheless, they use an *on-the-fly* method for constructing the state space, verifying the required property in each subset of the state space they construct. Additionally, they offer various compression strategies, designed for reducing the size of the state space representation. Thus, they do not usually suffer from the state space explosion problem, if the property can be shown false in a subset of the entire state space. In fact, all three of these model checkers seem to be more or less equivalent, as far as the size of the models they can verify is concerned.

During this work we have chosen to use SPIN for a number of reasons. First, SPIN is provided free of charge along with its source code. SMV is also provided free of charge and some versions of it like CMU's SMV [59] and NuSMV [12, 29] also make available the source code.

Additionally, SPIN has spawned quite an interest, with its own annual conference, which groups the continuing efforts of the SPIN community to improve it. In these conferences one can find articles using SPIN to treat subjects, as variable as, model checking CTL* properties [209], automatic generation of invariants [208], automatic construction of abstract models [63, 181], model slicing [142], Real-Time verification [203], model checking Java programs [77], UML models [118, 119, 120], or even verifying AI spacecraft control systems used by NASA [122], see [197] for the on-line proceedings. Another vote of confidence is the use of SPIN for model checking [23] in the next version of *STeP*, the Stanford Temporal Prover [19, 176].

The fact that the modelling language used with SPIN, called PROMELA for PROCess MEta LAnguage², as well as the one used with SMV, look very much like the programming language C makes them good candidates for use in a setting where middleware is concerned, since the designers and the developers will not feel intimidated by them.

However, the most important reasons for choosing SPIN over the other tools, our previous experience with it notwithstanding, is that it has built-in channels with which we can more naturally model the bindings among architectural elements and, above all, that it can provide counterexamples for all existing errors in a system, instead of just reporting the first one it finds. Being able to obtain all errors in once, greatly facilitates our task, since if we had to find each one in turn, then we would have to remove each time from our models the already found compositions, before starting to search for new ones. Table II.1

²Spin itself stands for Simple Promela Interpreter.

summarises some of the features of the three aforementioned model checkers, which are of particular interest for our method.

Model	Language looks like	Explicit vs.	Has	Traces for	Code
Checker	a programming one	Symbolic	channels	all errors	available
Spin	Yes,	Explicit,	Yes	Yes	Yes
	similar to C	on-the-fly			
Smv	Yes,	Symbolic	No	No	Yes
	similar to C				
Fdr2	No, CSP is	Explicit,	Yes	Partial [†]	No
	an algebra	on-the-fly		support	

Table II.1:	Comparison	of three	model	checkers
-------------	------------	----------	-------	----------

[†] The user can define a *maximum* number of errors that should be traced, but cannot say that *all* errors should be traced.

II.3.3 An ADL for Composing Middleware Architectures

For composing middleware architectures we only need basic elements, which can be described by all existing ADLs. That is, we need to be able to describe: (*i*) the components implementing the existing middleware architectures we want to compose, and, (*ii*) their bindings, *i.e.*, the configurations of the original architectures. Additionally, we need an ADL which allows the specification of the behaviour of each component.

Having chosen PROMELA for describing behaviour does not rend our solution less general, since a PROMELA model can be directly translated to other formalisms, such as finite automata³, or the input language of the SMV model-checker⁴.

Using the ACME ADL interchange language [67] for describing middleware architectures, we can describe the structural elements of a software architecture, *i.e.*, its components, connectors and configuration. For each component and connector, we can also assign to it a number of properties which contain information relevant to particular ADLs. For example, one can assign to a component a CSP behaviour model, which will be used when transforming the ACME description to a Wright architectural description. At the same time,

³Translation to finite automata is directly supported by the SPIN model-checker.

⁴See the p2b homepage http://goethe.ira.uka.de/~baldamus/p2b/.

however, one can assign to the same component a PROMELA behaviour model, or other properties that are to be used for different kinds of analyses, *e.g.*, performance analysis. For our purpose, we attach properties that are used to produce a complete model of the system's architecture in PROMELA.

A PROMELA model consists of a number of independent processes, *i.e.*, each one having its own thread of execution, which communicate either through global variables or through special communication channels by messagepassing, as is done in Csp. Therefore, architectural elements can be modelled as in the Wright ADL [6, 7], where each component, connector, port and rôle has its own process which communicates with the rest through channels. However, this produces a large number of processes and causes an increase in the resources needed for model-checking. Thus, we have chosen to model component and connector instances with independent processes but to model ports with what PROMELA calls inline procedures. These do not introduce new processes in the system but simply define functions that can be used by the various processes. If we need to describe a component whose ports are independent processes, then we can describe it as a *composite* component, *i.e.*, one that consists of a number of simpler components and connectors. Each one of these simpler components and connectors will then be modelled as a number of independent processes. Additionally, in our method, rôles are modelled as inline procedures as well. However, unlike the Wright ADL, rôles are not used in the final PROMELA model. This is because their models would only be used for checking whether the ports, which are attached to their respective rôles, do indeed abide by the required communication protocol. We do not perform such checks, however, for two reasons: first, SPIN cannot check that one process refines another and, second, if it is indeed the case that the ports are not compatible with the protocols of the rôles, then a deadlock will eventually occur, which is easily verifiable with SPIN. This also allows us to produce smaller PROMELA models, which demand fewer computational resources to be verified. Finally, for each port in a component, we declare a PROMELA channel with that name, which the port will use to communicate with. This channel is then passed as an argument to the connector whose rôle is attached to that port.

To illustrate the above, we take as an example a RPC connector. Figure II.1 shows an abstract RPC connector/middleware architecture, while in Figure II.2 we provide a more detailed architecture of the same connector, using a message passing style to describe it. Thus, we see that an architectural element, as the RPC connector, can be modelled at different levels of detail. One would choose a particular level of detail according to the uses one wishes to make of the architectural description, such as reliability analysis,



Figure II.1: An abstract RPC connector as drawn with the ACME graphical notation

(The big circle depicts the connector and the two small circles depict its client and server rôles.)



Figure II.2: A refined RPC connector, drawn with the ACME notation (Big circles depict connectors, small circles depict their rôles and rectangles depict components.)

performance, (partial) code creation, etc..

The ACME textual descriptions of these two levels of a RPC connector, including the behavioural specification in PROMELA, are presented respectively in Listing II.1 (page 30) and Listing II.2 (page 31). There we see how the ACME descriptions of components and connectors are augmented with behaviour models in PROMELA. Thus, each component and connector are modelled by a separate process, *e.g.*, as in line 4 and in line 102 of Listing II.2. Their ports and rôles, on the other hand, are modelled using the **inline** PROMELA construction, *e.g.*, as in line 20 and in line 122, again of Listing II.2. This, as we have seen, effectively defines them as procedure calls that their respective architectural element (component/connector) can use in its model. This choice allows us to reduce the number of processes that will be created, therefore allowing the analysis of larger architectures. One will notice a difference in style between a declaration of a component and that of a connector. That is, in the definition of the behaviour of a component we declare communication channels (through the **chan** construct) that are to be used at its ports. We do not, however, provide such channels to connectors but rather inform them of the channels they should use when we start their processes, by passing the channels as arguments. In this manner, we attach the processes of components and connectors together, by instructing the latter to use the channels of the former for communication. This is a direct consequence of the fact that we do not map rôles and ports to processes as the Wright ADL does. Finally, we have seen that when a component is bound to a connector, then its port should be following the communication protocol described by the respective rôle. In the descriptions we have provided this is indeed the case, since as can be easily seen, ports are described with exactly the same models as the rôles. For example, compare the model of port from caller of component Caller to Callee in Listing II.2 line 102 and that of rôle from caller of connector RPC callee side in line 80. If that is not the case, SPIN will discover the deadlock caused by the incompatibility, as aforementioned.

Listing II.2 also shows how an *architectural configuration* is mapped into a PROMELA model. Specifically, in lines 193–229, we see how the set of portrôle attachments/bindings are achieved through the use of PROMELA channels, where each one is shared by a pair of port and rôle that have been attached/bound by the architectural configuration. The PROMELA process which is responsible for realising the attachments is called <u>init</u>, see line 203. According to the PROMELA semantics, this is the first process which the SPIN model checker will start executing and through it we can instantiate the rest of the processes using the <u>**run**</u> function, *e.g.*, see line 210.

II.3.3.1 A Graphical ADL for Middleware Architectures



Figure II.3: A refined RPC connector in our ADL

Having seen how it is possible to describe the notions we need for middleware architectures with a basic ADL like ACME, we now introduce our own graphical notation. This notation was chosen so as to depict the different notions in a more clear manner. For example, in Figure II.3 we can see the concrete RPC middleware architecture, drawn in our notation. As we see in the figure, we draw middleware components as rectangles, application components as ellipses and connectors as circles, which helps to easily identify them. Bindings among these elements are shown with arrows, so as to be able to describe the underlying data-flows as well. The *message-passing* style we are enforcing on middleware architectures is the most basic one used (along with shared-memory). We can use it to describe any other style used: RPC (as is done in this case), remote method invocation, event-based, *etc.*. Bidirectional interactions are described with two unidirectional ones, so as to be able to treat each direction separately during the composition. Finally, when the connector used is a reliable FIFO one (*i.e.*, it delivers all messages in order), then we do not draw it so as to keep the description simpler.

Listing II.1: An abstract RPC connector in ACME, with PROMELA specifications

```
Connector RPC = \{
1
         Properties {
2
             Promela-model : string = "
3
4 proctype RPC (chan caller, callee)
5 {
   mtype m ;
6
   do
8
    :: caller ? m \rightarrow /* Receive request from caller. */
9
      callee ! m \rightarrow /* Send it to the callee. */
10
      callee ? m \rightarrow /* Receive reply from the callee. */
11
      caller ! m /* Send it to the caller. */
12
   od
13
14 }
15 ";
         };
16
         Role caller = {
17
             Properties {
18
                 Promela-model : string = "
19
20 inline caller (caller, m)
21 {
   caller ! m \rightarrow
22
   caller ? m
23
24 }
25 ";
26
             };
         };
27
```

```
Role callee = {
^{28}
             Properties {
29
                 Promela-model : string = "
30
31 <u>inline</u> callee (callee, m)
32 {
   callee ? m \rightarrow
33
   callee ! m
34
35 }
36 ";
37
             };
         };
38
     };
39
              Listing II.2: A refined RPC connector in ACME, with PROMELA specifications
     Connector RPC_caller_side = {
1
         Properties {
2
             Promela-model : string = "
3
4 proctype RPC_caller_side (chan caller, to_callee, from_callee)
5 {
6
   mtype m ;
7
   do
8
   :: caller ? m \rightarrow
9
      to callee ! \texttt{m} \rightarrow
10
      from callee ? m \rightarrow
11
      caller
                 ! m
12
   od
13
14 }
15 ";
         };
16
         Role caller = {
17
             Properties {
18
                 Promela-model : string = "
19
20 <u>inline</u> caller (caller, m)
21 {
   caller ! m \rightarrow
22
   caller ? m
23
24 }
25 ";
             };
26
         };
27
         Role to callee = {
28
             Properties {
29
                 Promela-model : string = "
30
```

```
31 inline to callee (to callee, m)
32 {
   to_callee ? m
33
34 }
35 ";
36
             };
         };
37
         Role from_callee = {
38
             Properties {
39
                Promela-model : string = "
40
41 inline from callee (from callee, m)
42 {
    from callee ! m
43
44 }
45 ";
46
             };
         };
47
     };
48
49
     Connector RPC_callee_side = {
50
         Properties {
51
             Promela-model : string = "
52
53 proctype RPC_callee_side (chan callee, from_caller, to_caller)
54 {
   mtype m ;
55
56
   do
57
    :: from_caller ? m \rightarrow
58
      callee
                 ! m \rightarrow
59
                  ? m \rightarrow
      callee
60
      to_caller ! m
61
   od
62
63 }
64 ";
         };
65
         Role callee = {
66
             Properties {
67
                Promela-model : string = "
68
69 inline callee (callee, m)
70 {
   callee ? m \rightarrow
71
   callee ! m
72
73 }
74 ";
```

```
};
75
         };
76
         Role from_caller = {
77
             Properties {
78
                Promela-model : string = "
79
80 inline from_caller (from_caller, m)
81 {
    from_caller ? m
82
83 }
84 ";
85
             };
         };
86
         Role to caller = {
87
             Properties {
88
                Promela-model : string = "
89
90 <u>inline</u> to_caller (to_caller, m)
91 {
    to caller ! m
92
93 }
94 ";
95
             };
         };
96
     };
97
98
     Component Caller to Callee = {
99
         Properties {
100
             Promela-model : string = "
101
102 proctype Caller_to_Callee ()
103 {
    chan from caller, to callee ;
104
   mtype m ;
105
106
   C ! from_caller ; /* Inform the initialisation process of your channels. */
107
   C ! to callee ; /* Inform the initialisation process of your channels. */
108
109
   do
110
    :: Caller_to_Callee_from_caller(from_caller, m) \rightarrow
111
      Caller to Callee to callee(to callee, m)
112
   od
113
114 }
115 ";
116
         };
         Port from caller = {
117
             Properties {
118
```

```
Promela-model : string = "
119
120 /* The following line will be created automatically. */
121 /* inline Caller_to_Callee_from_caller */
122 (from_caller, m)
123 {
   from caller ? m
124
125 }
126 ";
            };
127
         };
128
         Port to_callee = {
129
            Properties {
130
                Promela-model : string = "
131
132 /* The following line will be created automatically. */
133 /* inline Caller_to_Callee_to_callee */
134 (to_callee, m)
135 {
136
   to callee ! m
137 }
138 ";
139
            };
         };
140
      };
141
142
     Component Callee to Caller = {
143
         Properties {
144
            Promela-model : string = "
145
146 proctype Callee_to_Caller ()
147 {
    chan from callee, to caller ;
148
   mtype m ;
149
150
   C ! from_callee ; /* Inform the initialisation process of your channels. */
151
   C ! to caller ; /* Inform the initialisation process of your channels. */
152
153
   do
154
    :: Callee_to_Caller_from_callee(from_callee, m) \rightarrow
155
      Callee to Caller to caller(to caller, m)
156
   od
157
158 }
159 ";
160
         };
         Port from callee = {
161
            Properties {
162
```

34

```
Promela-model : string = "
163
164 /* The following line will be created automatically. */
165 /* inline Callee_to_Caller_from_callee */
166 (from_callee, m)
167 {
   from callee ? m
168
169 }
170 ";
171
            };
         };
172
         Port to_caller = {
173
            Properties {
174
               Promela-model : string = "
175
176 /* The following line will be created automatically. */
177 /* inline Callee_to_Caller_to_caller */
178 (to_caller, m)
179 {
180
   to caller ! m
181 }
182 ";
183
            };
         };
184
     };
185
186
     Attachments {
187
         Caller to Callee.to callee to RPC caller side.to callee ;
188
         Callee to Caller.from callee to RPC caller side.from callee ;
189
         Caller_to_Callee.from_caller to RPC_callee_side.from_caller ;
190
         Callee_to_Caller.to_caller to RPC_callee_side.to_caller ;
191
192
193 // The above will be automatically translated to the following Promela code:
194 //
     chan C ; /* Used by the initialisation process. */
195 //
196 //
197 // /* Procedures defining the ports of the components. */
198 //
199 // /* Code describing the processes of the components. */
200 //
201 // /* Code describing the processes of the connectors. */
202 //
203 // init { /* The initialisation process. */
      chan Callee to Caller from callee 1, Callee to Caller to caller 1,
204 //
205 //
          Caller_to_Callee_from_caller_1, Caller_to_Callee_to_callee_1 ;
206 / /
```

```
207 //
      chan caller, callee ;
208 //
209 //
      /* Instantiate the component instances. */
210 //
      run Callee to Caller() ;
      /* Receive the channels used by this (No. 1) instance of Callee to Caller. */
211 //
212 //
      C ? Callee to Caller from callee 1 ;
      C ? Callee_to_Caller_to_caller_1 ;
213 //
214 //
215 //
      run Caller to Callee() ;
216 //
      /* Receive the channels used by this (No. 1) instance of Caller_to_Callee. */
217 //
      C ? Caller to Callee from caller 1 ;
218 //
      C ? Caller to Callee to callee 1 ;
219 //
220 //
      /* Instantiate the connector instances. */
221 //
      run RPC caller side(caller,
222 //
                       Caller_to_Callee_to_callee_1,
223 //
                       Callee to Caller from callee 1) ;
224 //
      run RPC callee side(callee,
225 //
226 //
                       Caller_to_Callee_from_caller_1,
227 //
                       Callee to Caller to caller 1) ;
228 //
229 // }
230
     };
```

II.4 Composition of Middleware Architectures

As aforementioned, middleware architectures identify two different kinds of architectural components: the *application* components and the *middleware* ones. Of these, the former identify the different rôles that the middleware architecture makes available. These rôles will be assumed by the components of the application/system that will make direct use of the middleware architecture. These application components are, in effect, the components for which we want the properties, that the middleware architecture provides, to hold. The middleware components, identify the architectural elements that implement the mechanism provided by the middleware pattern; they are the abstract equivalent of middleware components such as a CORBA COS Trader.

When we require for (parts of) the system multiple non-functional properties, we have to employ multiple middleware architectures, where each one of these provides some of the required properties. As the system makes use of the multiple middleware architectures, by transferring its requests through it, we have to assure that the requests pass from all the middleware architectures. There are three different ways one can assure this. First, we could connect the different middleware architectures in *parallel*, multicasting, therefore, each request to the different middleware. However, such a configuration cannot ensure that for a given request all middleware architectures would treat it as required. Let us assume that one middleware architecture is responsible for compressing requests to speed up communication, while another is responsible for breaking them into packets, so that it can more economically handle data losses (see Figure II.4). Hereafter, middleware architectures are drawn using the ADL we introduced in Section II.3.3.1.



Figure II.4: Two middleware architectures (Boxes represent middleware components, ellipses represent application ones and arrows represent bindings & data-flows.)

Then for each request sent by the "client" part of the system, at the "server" part we would receive (and have to choose from) two differently processed requests: one that has been compressed/decompressed and another that has been split into packets and reconstructed afterwards (see Figure II.5). Therefore, this kind of parallel composition of the different middleware architectures



would provide a property that is the exclusive or of the properties provided by the initial architectures.

Figure II.5: "Parallel" composition of middleware architectures

Another possibility for composing the different middleware architectures might be to connect them serially (see Figure II.6). Unfortunately, this solu-



Figure II.6: "Serial" composition of middleware architectures

tion cannot provide to the *system components* the multiple properties required, either. This is because the last step of the first middleware will be to decompress the data, before passing them over to the second middleware for breaking them into packets. So, the system components do not benefit from both middleware in this case either. Depending on which side the second middleware starts, *i.e.*, the client side, or the server side, then the property provided to the

system components will be that of the second middleware, or that of the first one, respectively.

However, our aim is to provide all different properties to the system components that will make use of the middleware architectures. Therefore, the only possible way to compose the different middleware is to interpose their components in such a way, that data/requests from the system components will be treated by *all* the middleware components in an order which ensures the properties we wish. In other words, we have to find some new configuration of the middleware components comprising the middleware architectures, which will provide indeed the needed properties.

In some cases, where all middleware architectures follow the same architectural style as the system components, *i.e.*, all use a client-server style, or a pipe-filter one, we can assume that one middleware architecture will be used by another one, thus constructing a hierarchy of middleware layers. Nevertheless, there are many cases where the styles used differ. In these cases, we cannot simply assign to some middleware components of one middleware architecture the rôles of another architecture in order to construct the aforementioned hierarchy. In fact, this is exactly the case with the example used so far. In this example, the system components use a RPC style to communicate, while the two middleware architectures, which compress and break into packets the data exchanged, use a simple message-passing style (see again Figure II.4).

It is evident that we cannot assign the rôles of one of these two middleware architectures to some components of the other, because the middleware components do not communicate in a RPC style. So, we have to consider configurations where the middleware components of one architecture are *interposed* among those of the other(s), as is the case with the composition shown in Figure II.7.



Figure II.7: Composition of middleware architectures by interposition

In Figure II.7, one could say that the top "Compress" middleware component assumes the "Client" rôle of the second architecture, while the top "Decompress" component assumes the "Server" rôle. However, in the second architecture, it was the "Server" which was communicating directly with the bottom "Messages to Packets" middleware component. In the composition we are presenting, it is not the top "Decompress" component that communicates directly with the bottom "Messages to Packets", even though the former has assumed the "Server" rôle. Therefore, the different styles used have forced us to construct a configuration, which is more complicated than a simple assignment of rôles to specific middleware components.

Concerning, now, the property this composition provides to the system components, we must remark that it is not the conjunction of the properties provided by each middleware architecture. To see why, it suffices again to look at the composition example in Figure II.7. There, we see that the property provided by the compress-decompress middleware is indeed provided to the system components. However, this is not the case for the property provided by the second middleware which breaks messages into packets. This is because, the second middleware is not *directly* applied to messages exchanged by system components, but to those exchanged by the other middleware architecture. In most practical applications, however, this comes close enough to what we would like to obtain, as is probably the case with this artificial example. So, even though messages sent from a system component are not *immediately* broken into packets, they are so processed before being sent over the network, which is what we are really interested in, at least in most cases. For noting this difference, we write $Arch_{Composed} = Arch_1 \oplus Arch_2$ to denote composition of architectures and $p_{Composed} = p_1 \oplus p_2$, respectively, to talk about the composed property provided by such a composed architecture. We particularly avoid using the notations $Arch_{Composed} = Arch_1 \parallel Arch_2$, which is sometimes used for the case where we have $p_{Composed} = p_1 \wedge p_2$ and $Arch_{Composed} = Arch_1 \rightarrow Arch_2$, which is sometimes used for the case where we have $p_{Composed} = p_1 \vee p_2$, as we have seen with the example used herein.

Having seen what it means for middleware architectures to be composed, we will now present how composition has been treated by others and how these different treatments and ideas relate to our work.

III Related Work

Composition has been studied from the early days of computing science. The reason for this is that software systems are too complex to develop as a single object. Therefore, we have to divide them into subsystems/components and keep doing so, until they are small enough for us to comprehend them. The computing community has been doing so with procedures and functions in structured and functional programming, with objects in object oriented programming and now with software architectures. However, the main problems remain always the same. First, how to prove that a given composition provides the required properties. Second, how to find a composition providing these properties given the basic subsystems.

In this chapter, we present the work that has been done on composition and how it relates to our attempt at composing software architectures. We start by examining how formal specifications are composed, then look at the treatment of composition in software architectures and finish with composition of software modules.

III.1 Specifications

We start our presentation of work concerning composition by examining the way composition is treated when dealing with specifications. Compositional reasoning in specifications has been studied ever since the late seventies. A good introduction to the subject, with further links to the bibliography on the subject, is [31, Chapter 12].

A major paradigm in compositional reasoning, is the *assume-guarantee* one [31, Chapter 12], which is a generalisation of the traditional pre/postcondition style for sequential programs. It consists of breaking up the proof of correctness of a large system, by proving first that each of its components behaves correctly under the assumption that the rest of the components (and the environment) behave correctly. Thus, the *assumption* part of the paradigm is that all components other than M are behaving correctly, in which case component M guarantees that it will also behave correctly. Then, according to the assume-guarantee paradigm, we can conclude that the conjunction of the guarantees of the different components is provided by the whole system.

However, this kind of reasoning has certain pitfalls, which Abadi and Lamport [2] showed with the following example. Assume that we have a system composed of two components M_1 and M_2 , where the two components have the following specifications:

- M_1 guarantees that it never sets the common global variable x equal to 1, assuming that the common variable y never gets the value 2.
- M_2 guarantees that it never sets the common global variable y equal to 2, assuming that the common variable x never gets the value 1.

Then it is easy to see that their composition does indeed guarantee the property "the system never sets x to 1 or y to 2", *i.e.*, the conjunction of the guarantees of the two components. An implementation of them that does indeed guarantee the aforementioned property is a component m_1 that does nothing, unless y becomes equal to 2, in which case it sets x to 1 and a component m_2 that also does nothing, unless x becomes equal to 1, in which case it sets y to 2. Their composition will be a system that never does anything, which clearly guarantees that never x will be equal to 1 and never y will be equal to 2. If, however, we were to replace the word *never* with the word *eventually* in the specifications of M_1 and M_2 , we would get the following specifications:

- M_1 guarantees that it eventually sets the common global variable x equal to 1, assuming that the common variable y eventually gets the value 2.
- M_2 guarantees that it eventually sets the common global variable y equal to 2, assuming that the common variable x eventually gets the value 1.

Then, we would no longer be able to conclude that their composition guarantees the property "eventually x will be equal to 1 and eventually y will be equal to 2". This can be easily proved by taking again the two implementations m_1 and m_2 which do nothing unless the other variable takes the appropriate value. Even though each of these implementations satisfy the new specifications, their composition, which does nothing, does not satisfy the composition of the specifications. This problem is due to the fact that changing the word never with eventually changed the assumptions on the environment of each component and their guarantees from being safety properties, to being liveness properties. Informally, a safety property is one stating that something

bad does not happen, while a liveness property states that something good will happen in the future. So, when given a particular system, we can always conclude whether a safety property does not hold by examining some *finite* prefix of a run of the system. However, we cannot conclude so for liveness properties, since for these we must study the *infinite* runs of the system to conclude whether they hold or not. A fuller classification of temporal properties can be found in [129]. This is the reason why most compositional methods for proving the correctness of a system only deal with safety properties. In [2, 3], Abadi and Lamport present a method that allows to prove $P \wedge Q$ by proving first P while assuming Q and then Q while assuming P, under certain restrictions. The restrictions are that each property must be a safety property and then that each different process must modify disjoint subsets of the system variables in an interleaved manner. Ken McMillan in [131, 132, 133] introduced a technique that allows for verifying liveness properties as well. He achieves this by making explicit the induction over time implied in the above approach, thus assuming property P only up to time t-1 when proving Q at time t, and vice versa. Then, he shows how this technique is automated with the SMV model checker. These techniques, as well as further research on combining model checking with theorem proving [19, 102, 185, 189] promise further advances in the automatic application of compositional reasoning techniques and in the verification of real world systems in general.

However, all the aforementioned techniques try to solve the problem of how to prove a *specific* composition correct and not the problem of how to *find* such a composition. Therefore, as far as the composition of software architectures is concerned, these methods are of use only at the latter stage where we have already a composition of the architectures and we wish to verify its correctness.

III.2 Composition and Software Architectures

The Software Architectures research community has studied the problem of composing architectures from a number of different perspectives.

In this section, we give a synopsis of this work. We start with Moriconi *et al.* (Section III.2.1) who have studied the *vertical* and *horizontal* composition of architectures in the setting of architecture refinement, and with Pamela Zave and Michael Jackson (Section III.2.2), who have worked on composition of *features* in telephone systems.

Then we move on to Kruchten's work concerning different architectural views and how one can compose them into a full architecture in Section III.2.3 and then in III.2.3.1 we examine the work that has been done concerning

inconsistent views and how to consolidate them.

In Section III.2.4 we refer to the work of Melton and Garlan on *unifying* different architectures and finish in Section III.2.5 with the work of Spitznagel and Garlan on constructing transformation operators for connectors.

III.2.1 Vertical/Horizontal Composition

In their work on correct architecture refinement [146, 147], Moriconi *et al.* identified two kinds of composition for instances of architectures: *vertical* and *horizontal.* Of these, the former is nothing more than the top-down refinement of an abstract architecture to a (more) concrete one, *i.e.*, the relationship stating that the second architecture *implements* the first. It is used to construct a hierarchy (sequence) of architectures, in a way that allows us to state that the architecture at the bottom is the most concrete implementation of the top-most one. Moriconi *et al.* demand that a vertical composition should be a *faithful* refinement, *i.e.*, that the concrete architecture does not introduce any new facts about the system. This, however, poses a problem for horizontal composition, since the latter does not preserve faithfulness in general.

Horizontal composition is used to compose two existing architectures into larger ones. When the existing architectures share architectural elements, then their composition is performed by *unifying* them, *i.e.*, considering these elements as a single one. When they do not share any elements, Moriconi *et al.* propose to introduce a new *linking* architecture, which should contain an element from each of the initial architectures. These elements will then be unified with the same elements in the other initial architectures, thus producing a composite architecture. Figure III.1 gives a schematic description of such a case.

As we aforementioned, horizontal composition is problematic with respect to faithful refinements. That is, the horizontal composition of the concrete architectures corresponding to the abstract ones, is not always a vertical composition, *i.e.*, faithful refinement, of the horizontally composed abstract architectures. As an example, Moriconi *et al.* considered one architecture which contains a data-flow connection from component C_1 to component C_2 and another architecture which contains a data-flow connection from C_2 to C_3 . Then, they assume the case where both flows are correctly implemented by their respective concrete architectures, but in one c_1 , *i.e.*, the implementation of C_i , writes some global variable x and, in the other concrete architecture, c_3 reads the same variable x. Even though both implementations are correct, their horizontal composition is not, since we can deduce from it a new abstract



Figure III.1: Horizontal composition of two architectures

data-flow connection from C_1 to C_3 . Thus, the horizontal composition of the concrete architectures is not necessarily a faithful refinement of the composite abstract architecture. This fact means that each time we horizontally compose two architectures, we have to prove that the horizontal composition of their respective refinements is a faithful one. Nevertheless, an architecture may have a number of different refinements defined, either because each one defines a different implementation or because each one is more detailed. The number of proofs one would have to perform each time he horizontally composes two architectures is usually prohibitive. Therefore, Moriconi et al. propose the use of simple syntactic criteria instead, which can be easily checked automatically. Specifically, they propose that the horizontal composition should be accepted as a faithful one, when the two abstract architectures share only components and their implementations, i.e., refinements, share only images of them¹. Then, according to this syntactic criterion, architectures can be connected to form a composite system which will be correct, as long as the initial ones were so.

It is rather obvious to note that compositions of this kind are not very helpful for composing middleware architectures either. The unification of common components, effectively leads to the parallel composition we have seen in Fig-

¹Under, of course, the interpretation mapping among entities in the abstract and in the concrete architectures.

ure II.5 of Section II.4, which, as we have already seen, does not provide the properties of the composed middleware. This is because, in most cases, the only common components will be the application ones. In addition, for the cases where the middleware architectures have no common components, Moriconi *et al.* do not give any way to construct automatically the linking architecture. However, it is not at all obvious which components from the different architectures we should link together. Additionally, even if we find two components to link together, now the result will have a similar form with the serial composition shown in Figure II.6 of Section II.4, which again is far from what we want to achieve. In fact, the problem is still present when both architectures have common components. The reason is that Moriconi *et al.* do not define when two components are the same. So, if one of the architectures has two instances of a component, which also exists in the other, we cannot know which of these should be considered as being the same.

III.2.2 Feature Composition in Telephone Systems

An interesting case of composition is the *feature* composition in telephone systems [220]. In these, features represent the various services provided. Examples of features are call blocking (CB), call forwarding when the line is busy (CFB), call forwarding when there is no answer (CFNA), spontaneous messaging when the line is busy (SMB), three-way calling (3WC), *etc.*. These services are supposed to be independent and transparent to each other when turned off. Thus, in principle, they are used to form telephone systems by being connected serially in a *pipe-and-filter* style, where features, when turned on, act as filters.

However, in practice there are many factors that lead to cases where features interact in undesired ways, despite the simple architectural style used to compose them. The main cause of these undesired feature interactions is the continual and incremental expansion of the services that happens in the telephone systems. As Zave and Jackson state in [225], one particular reason for which features interact in undesired ways is due to the gradual transformation of telephone systems from circuit-switched (voice oriented) to packet-switched (data oriented) systems. Before, most of them were built into the core network and accessed by dumb and highly standardised terminals, *i.e.*, telephone sets. Nowadays, however, more and more of them are supposed to be provided by a rich variety of intelligent terminals, *i.e.*, computers. This change in technology has implications on the way features are designed and implemented and introduces a conceptual gap in the way that features are specified, constructed and used. Pamela Zave and Michael Jackson's proposal of the *Distributed Feature Composition* (DFC) virtual architecture [98, 222, 223, 226, 227] and Zave's subsequent work on feature engineering [218, 221] is an attempt at easing the description of the different features and formally reasoning about their interdependencies when these are connected to form a system.

However, automatic composition of features, in a way that a set of conditions holds, is something that seems unrealistic for a number of reasons, even though they are used with such a simple architectural style as pipe-and-filter. First, there are many cases where the interactions of the features are desired or even intentional. For example, it is not uncommon in the telephone domain to implement a new exception to some feature by constructing a new feature that will interact with the old feature to provide support for the new exceptional case, through their interaction. Last but not least, it is usually difficult to obtain full requirement specifications for a telephone system and/or meaningful assertions that should hold for such a system over its lifetime. This is due to the fact that telephone systems are extremely complex and their complete formal specification is extremely difficult. Additionally, telephone systems keep evolving, moving from two-way voice transmission to provision of mail or browsing. This fact makes it impossible to guess the future needs and make a provision for them in the current set of requirements and assertions. That is why Zave proposes an iterative method of constructing such systems. Using this method, engineers will first construct features without considering their possible interactions. Afterwards, they will identify all the interactions due to their composition and classify them into desired and undesired ones, itself a non-obvious task. Finally, she proposes that they should try to rewrite the specifications of the features, until these interact in only the desirable ways.

To show why classification of interactions into desired and undesired ones is a non-obvious task, we use an example given by Zave in [219]. There, Zave presents a number of different scenarios with respect to call-forwarding, which show how difficult it is to say what is the correct behaviour of a system. One such scenario is the case where a telephone number t_1 is forwarded to another one t_2 , and t_2 is forwarded to t_3 . Then the question that arises is, should a call to t_1 be routed to t_2 or to t_3 ? Zave sees two cases: in the first one she considers what she calls a *follow me* situation, *i.e.*, when the forwarder expects to be in an unusual place (t_2) and wishes his calls to follow him. Then she considers what she calls a *delegate* situation, *i.e.*, when the forwarder expects to be unavailable and wishes to delegate to another person the responsibility of answering his calls. Then she says that the call should be routed to t_2 , if it is a follow me situation, and to t_3 , if it is a delegate one. She explains this by noting that in the former case the forwarder will be where t_2 is and assumes that it was the owner of t_3 who has asked for forwarding of calls to t_3 to somewhere else. On the other hand, in the delegate situation, the person who has been delegated to answer calls (at t_2) has himself asked forwarding of calls to another telephone number (t_3), so the call should be routed to that final number, *i.e.*, t_3 . Of course, we can easily imagine a follow me situation where the forwarder first goes to where t_2 is and then decides to go to where t_3 is, in which case the call should again be routed to t_3 . This shows exactly how difficult it is to describe what the correct behaviour of a real system is.

The particularities of telephone systems are not the only reasons for which the DFC framework proposed by Zave cannot be used for middleware composition. The most important reason that makes it difficult to use is the fact that problems arising from undesired feature interaction are supposed to be solved by the architects through rewriting of the specifications. So the difficulty of obtaining multiple candidate compositions, from which we can choose the most suitable for the system we are developing, remains.

In the case of middleware architectures, however, we can hope to do better than with telephone systems, because middleware are not as complicated. This is because telephone systems are effectively connectors for real people and have to cover all the possible interactions that real people may wish to engage into. On the other hand, middleware architectures describe connectors that are used for connecting computer systems. This means that it is a lot easier to cover all the possible cases of interaction and to classify these into correct, *i.e.*, desirable, and incorrect, *i.e.*, undesirable, which is impossible to do automatically for interactions among people.

III.2.3 Architectural Views

When trying to describe the architecture of a system, it soon becomes clear that there are many users and stake-holders of the system. Each one of them is interested in different facets of the system and its eventual deployment/use. This is why the software architecture community has identified the need for different architectural views [57, 89, 111, 115, 153], each one of which describes the system from a particular viewpoint that addresses the needs and interests of a specific group of stake-holders.

A particular example of such views is described in the Reference Model for Open Distributed Processing (RM-ODP) from ISO/IEC [92, 93, 94]. According to this model, an architecture consists of five different views: the *enterprise*, the *information*, the *computational*, the *engineering* and the *technology* view. Of these, the enterprise view deals with the concepts of purpose, scope and policies, thus relating to the requirements analysis for the system in question. The information view captures the semantics of information and information processing, while the computational view captures the functional/object-oriented decomposition of the system. The engineering view describes the infrastructure required to support distribution in the system and, finally, the technology view establishes the particular choices of technology made for the implementation.

Another popular multi-view model of architectures is the "4+1" views methodology [114], proposed by Kruchten for modelling systems using UML [206]. In this methodology, the architecture is divided into four different views of the system, *i.e.*, the logical, process, physical and development views. Of these, the logical view describes the object-oriented class-diagrams of the system. The process view describes the different processes and how these interact, thus capturing the concurrency and synchronisation aspects of the system, while the physical view describes the mapping among the various software and hardware entities, capturing the distribution aspects of the design. Finally, the development view deals with the organisation of the software in the development environment. Then, these four different views of the same architecture are linked together with the help of use-case scenarios, which constitute the "+1" view of the methodology. Figure III.2 shows a copy of Kruchten's diagrammatic description of the "4+1" views methodology. In it, one can also see the stake-holders who are interested in, and should be involved in, the development of each one of the views, as well as particular aspects of the system that are addressed by each of the views.

The major problem of any multiple architectural views methodology is how to enforce inter-view consistency. The proposed solution by the "4+1" methodology, *i.e.*, the use of use-case scenarios, cannot unfortunately solve this problem in a satisfactory manner. The informal nature of use-case scenarios, plus the fact that we can never be certain that we have covered all possible scenarios, makes it difficult to ascertain that views are consistent with each other. As a matter of fact, even intra-view consistency is not always possible to check, since views are usually expressed with non-formal notations that do not easily render themselves to formal reasoning mechanisms. Indeed, Fradet et al. [62] showed how the lack of formalisation can lead to cases where different people interpret a particular view in different ways, or where views contain contradictions that can pass unnoticed. One simple example they give to point out the problem with class diagrams, as these are used in UML for the logical view, is shown in Figure III.3. In Figure III.3, nodes (A,B,C,D) are connected through directed edges, which are typed $(\alpha, \beta, \gamma, \delta)$. For each of the relations described by an edge, we associate with it an interval over the natural num-



bers (called a multiplicity) at each end, where intervals $[i, j], [i, i], [i, \infty), [0, \infty)$ are respectively noted as i..j, i, i..*, *. For example, in Figure III.3 the edge typed α declares that there is a relation among entities of type A and of type B, where one of the former can be related to zero or more of the latter, while edge typed δ declares that there is a one-to-one relation among entities of type C and D. Even though this kind of diagrams seems to be quite formal, Fradet *et al.* remind us that they in fact describe a *class of graphs*, as far as instances of entities are concerned. Again from [62], they provide two different instance graphs that are valid instances of the diagram of Figure III.3. These two instance graphs are shown in Figure III.4.

So we see that even intra-view consistency is difficult to attain in the setting of UML, not to mention inter-view consistency. To alleviate this problem, Fradet



et al. propose a formalisation of the intuitive diagrammatic relations used in UML that helps formally reason about them. In the following, we examine further work that has been done on inconsistent views.

III.2.3.1 Inconsistent Views

The essential problem when having different architectural viewpoints, is how to keep the different views consistent. Given that some of the concepts dealt with by some viewpoints may be shared, then it must be the case that they are described consistently in all the views.

What makes the problem even more difficult, however, is that sometimes inconsistency of views is advantageous. The work of Kramer, Hunter, Nuseibeh, Finkelstein, Easterbrook, *et al.* [86, 47, 56, 58, 154] studies the case where the different views are created by many people. In this case, inconsistency may sometimes be needed to allow for a more natural development process. In order to handle inconsistencies, interferences and conflicts that arise during such a development process, they propose a development framework and system, where people provide logical rules specifying how the system should behave in the presence of inconsistencies.

A problem that had to be solved first, in order for such systems to work, is the logical principle that anything follows from contradictory premises, *i.e.*, *ex contradictione quodlibet* (ECQ). If \models is a relation of logical consequence then \models is *explosive* if, and only if, for every formula A and B, $\{A, \neg A\} \models B$. Classical logic, intuitionistic logic, and most other standard logics are explosive. On the other hand, a logic is said to be *paraconsistent* [171] if, and only if, its relation of logical consequence is not explosive. Therefore, the aforementioned multiple view development framework and system was based on such a paraconsistent logic, called quasi-classical logic [18, 85]. This logic allows developers to provide logical rules which specify how the system should behave in the presence of inconsistencies. Thus inconsistencies are tolerated and are simply used to trigger further user-defined actions. In essence, one could think of this methodology as a way to construct an expert system about problematic cases in system design for that system's particular domain.

Another attempt at easing the use of different views for designs is the work undertaken in the Systems Level Design Language (SLDL) community [192] which is designing the Rosetta language. The Rosetta language is used to investigate how to better model embedded systems. In order to analyse such systems, one has to use a number of different formalisms. This is because parts of such a system should be described using a discrete model, while others need a continuous model to express their properties, e.g., for digital and analog subsystems respectively. Instead of creating some formalism that tries to solve all the particularities of the different semantic domains and methods, they investigate how one can use different formalisms and models. Alexander [5] suggests that doing so is possible and, indeed, advantageous, since domain experts can continue using the formalisms they have been used to and obtain feedback in a formalism that is more natural to them. In order for the analyses of a system to be complete, he suggests to identify the cases where an event in one semantic domain interferes with the other domains used to describe the system. In this way, mappings can be developed from one semantic domain into another, such as the one presented in [5], for mapping the interactions between logic and state-based semantics.

A similar approach is taken in [224] where the authors use Z along with automata and grammars to specify a system. Furthermore, Paige, in [164, 165, 166, 167], studies method integration not only of formal methods such as Z, LARCH, Csp, *etc.* but of semi-formal methods, *e.g.*, object-oriented analysis and design (OOA/D), as well.

Finally, we should mention the work of Issarny *et al.* [96], who identify as a promising development process for systems/components the separate development of different "views", each one concentrating on a particular nonfunctional property of the component/system, *i.e.*, reliability, security, persistency, *etc.*. Then, they propose different methods one could use to merge these different views back into a global description of the system/component. Their work is a precursor to the work described herein; as a matter of fact, the aforementioned authors themselves have provided valuable help later on with the formulation of the ideas we are presenting in this document.

Even though composition of views and view inconsistencies may at first seem useful for our pursuit, there are a number of basic differences. First
of all, we have seen that views deal with different semantic domains, *e.g.*, logical, physical, development, *etc.*. However, middleware architectures are all expressed in the same semantic domain; they are simply subparts of that domain's view. Additionally, when composing middleware architectures we have to assume that these are correct. Otherwise, it would be too difficult to automatically construct *correct* composite middleware and even more so to construct *multiple* candidate middleware architectures. Therefore, the work on multiple views and inter and intra inconsistency is rather orthogonal and complementary to the problem of middleware composition. By using multiple views and possibly multiple notations/methods it would be possible to produce smaller, and thus easier to understand, specifications of the architectures we need to compose.

III.2.4 Architectural Unification

Another work that is closely related with architectural views and composition of these, is architectural unification by Melton and Garlan [137]. There, the authors examine the quite common production of software designs by combining and elaborating existing architectural design *fragments*.

In order to be able to describe such fragments they classify architectural elements into two types: *placeholders i.e.*, partially-specified elements, and *real* or *fully-specified* elements. Thus, a fragment consists of some real elements and some placeholders which, once fully specified, will transform the fragment into a full architectural design.

Then, in order to combine fragments together, they use a process analogous to unification in first-order predicate logic. When unifying expressions in logic, one tries to find a substitution of expressions with free variables, which, once applied to both expressions, produces identical results. To use the example provided in [137], given "f(x) = g(x)" and "g(3) = 4", then to show "f(3) = 4" it suffices to find a substitution that would make "g(x)" and "g(3)" identical, *i.e.*, the substitution $\{x \to 3\}$. Once such a substitution is obtained, it is applied to both expressions, whereby we obtain the expressions "f(3) = g(3)" and "g(3) = 4", which, given the transitivity of equality, leads us to conclude that "f(3) = 4".

In order to apply unification to architectural elements, Melton and Garlan first convert elements to *feature structures*, *i.e.*, lists of name-value pairs. Then, they unify two feature structures when the common named features have the same values, copying at the same time the features that appear in only one of the two initial feature structures into the unified structure. For features whose value is a set, they apply a special rule for unifying them, so that they can unify sets containing different elements, instead of treating them as constants and unifying sets only when they are equal. Another rule they apply to sets is that they ask that the unified set is minimal, as far as the number of elements is concerned. That is, they try to unify as many pairs of elements from the two sets as possible. Another case where the unification of features must be done differently, is when their values differ, but the semantics of the features allows one to nevertheless unify them. For this case, they identify four possible ways, such a unification could be done.

Finally, they identify some open issues concerning the use of fragments in a development process and mention the problem of adhering to design restrictions imposed by each fragment when unifying. Such a design restriction, for example would be that a filter coming from a fragment that uses the pipe-andfilter style should not have additional ports added to it, except from reader and writer ports. If this is not the case, then the unified fragments would contain elements, in this example the unified pipe, that no longer adhere to the design restrictions imposed by their original styles.

Architectural unification is similar to the horizontal composition of Moriconi *et al.* discussed in Section III.2.1. Like the latter, it leads to results that resemble the parallel composition of middleware architectures, which we have seen in Section II.4 and in particular in Figure II.5. Since it is not possible to verify an architectural fragment, verification of the correctness of the unification of the different fragments, can only be done when all placeholders have been fully specified. This means that we may unify fragments in a wrong way and only realise this at the end, when we will have finished the specification of the remaining placeholders. An additional problem with this method is the fact that Melton and Garlan seem to be interested in obtaining only a single unification/composition, while we are rather aiming at constructing all possible compositions. Finally, another problem with unification, is the fact that if the different middleware architectures contained a common middleware component, their unification would contain only a single copy of it. Even though this may be sufficient sometimes, it is far from certain that this will always be the case.

III.2.5 Connector Transformations

Finally, we should mention the work of Spitznagel and Garlan [198]. There, the authors present a compositional approach for constructing connectors. That is, they introduce a set of operators which transform generic communication mechanisms, *i.e.*, RPC, to incrementally add new capabilities/non-

functional properties. In their paper, they give an example of transforming the Java Remote Invocation mechanism to one that supports Kerberos authentication.

However, there is a basic problem with this approach, at least with respect to our goal: the transformations they consider construct a *single* composite connector. This means that we do not have the possibility of exploring different candidate compositions to find the one that best matches the *current* system being considered by the architect. Unlike Spitznagel and Garlan, we do not assume that a single transformation can cover all possible uses of such a composite connector in all systems. Instead, we would like to *automatically* and without having to describe possible transformation operators, obtain all possible compositions. This would not only allow architects to choose a composite connector according to the characteristics of the system they are trying to describe, but to explore new and unexpected ways of using middleware components as well.

III.2.5.1 Aspect-Oriented Programming

Finally, we have to mention the work done on Aspect-Oriented programming [9, 17, 33, 50, 51, 72, 103, 117, 149, 150, 159, 163, 200]. Aspect-Oriented programming has gained momentum as a complementary methodology to Object-Oriented programming. Its purpose is to ease the description of systems, in those cases where Object-Oriented programming is lacking support, that is, when we would like to localise concerns involving global constraints and behaviours, such as security, synchronisation, transaction management, etc., For example, transaction management is usually scattered through all different classes and objects which will eventually participate in the transactions. Aspect-Oriented programming tries to bring these fragments of code together in a single place, to make their definition easier. Then, developers use special tools which automatically break up the single definition and apply appropriate fragments of it to the participants in the transaction, in a way which is transparent to developers. In some manner, it is similar to the paradigm of Literate programming [16, 110], introduced by Donald Knuth with the development of the T_FX typesetting system [108, 109]. There again, the developer is trying to describe the system in a way that is natural to humans, *i.e.*, write the code as if describing it to some person, and rely on a special program, called the weaver, which will take the fragments describing different parts of the system and produce the final code by weaving them together in the correct order. Our attempt at composing software architectures can be thought of as an attempt at constructing an aspect which describes

how to weave together the different architectural elements so as to obtain the required non-functional properties. Indeed, the work of Spitznagel and Garlan [198], which we described in Section III.2.5, can be considered as an attempt at such a construction, since they try to construct a special composition operator for enhancing a simple connector with additional properties. Therefore, Aspect-Oriented programming has the same problems with composing architectures as the work of Spitznagel and Garlan. By using it, we can only define a single composition and cannot investigate all different possibilities. Additionally, like the transformation operator of Spitznagel and Garlan, it is the architect himself who has to define the aspect which will implement the composition and we cannot obtain it automatically. Finally, Aspect-Oriented programming and its related tools usually focus on a rather low level, *i.e.*, on the implementation, and not at the high, architectural level we wish to apply the composition. Having said that, we must mention that Aspect-Oriented programming is an interesting idea which could very well prove helpful at a later stage in the composition of software architectures. That is, it could be used at the end, to ease the implementation of the composed architectures.

III.3 Composition of Modules

In the automotive industry, a huge number of modules have already been developed, for the numerous embedded systems used in automobiles. Developers are constantly trying to reuse these modules when building new systems, by composing them together. However, their huge number, makes it extremely difficult to identify candidate modules for composition. Additionally, when candidate modules are finally identified, the big number of them, which is needed for a complete system, makes it extremely tedious to compose them together. This leads to many errors, which decrease productivity and slow down the construction of new automobiles. As a result of this phenomenon, Milam and Chutinan published the "Model Composition and Analysis Challenge" [141], where they ask for a method which automatically composes available modules into a final system. The most important property they are interested in, is that signals exchanged by the modules should be correctly matched according to their type.

A first attempt at solving the problem of automatic module composition can be found in [204]. There, Tripakis considered abstractions of the modules currently used by the automotive industry. In Tripakis' abstraction, modules are simple black boxes with input/output ports. The only additional information he uses is a compatibility relation of the input and output ports, which allows him to correctly match the various signals exchanged among the black boxes. Tripakis shows that in the general case, the composition problem is *NP-Complete*. If, however, the number of module instances to use is known *a priori*, or each module instance has *at most one* input and *at most one* output port, then Tripakis shows how to transform the problem to equivalent problems of polynomial complexity.

This work is the closest to composition of middleware architectures. It provides a valuable theoretical background and identifies the limits of any composition method. However, there are two problems. First, Tripakis, following the Model Composition and Analysis Challenge, only aims to identify a single composition. Even though he tries to find the "best" one, by making use of a user-provided optimisation metric, this is different from our goal of producing all possible compositions. Indeed, the different possible middleware compositions we are trying to construct, will differ in many ways, some of which cannot be described by a simple metric. Such differences include, but are not limited to, the throughput of the composite middleware architecture, its memory requirements, its reliability, etc.. Additionally, the compatibility relation he is using is not general enough for our purposes. Indeed, in Chapter V, we show that such relations can lead to many incorrect solutions. That is, even though these solutions are correct from a signal matching perspective, they are, nevertheless, completely erroneous, as far as the behaviour of the composed middleware components is concerned. As we will show later in Section IV.1, in middleware architectures signals, i.e., messages exchanged, are mostly of the same, generic type. This only helps to aggravate in our case the aforementioned problem of constructing erroneous compositions which are correct, as far as the compatibility relation is concerned.

III.3.1 Composition of Linear Architectures

Another approach similar to ours is the work of Steffen *et al.* [199]. There, the authors propose an automatic synthesis method for *linear* process models, *i.e.*, for systems where each component has a single input and a single output port. To synthesise a system, they ask the user to provide them with a linear time temporal logic property, which gives an abstract description of the system's structure. For example, such a property could state that a component A should appear *before* another component B, that a component C should be present *eventually, etc.*. Then, they synthesise all possible compositions of the available components that match this property. So, unlike Tripakis, who tries to find the "best" composition, they try to construct all different possibilities, which is our goal as well. However, unlike Steffen *et al.*, we do not want to con-

strain the architectures to linear ones but we wish to obtain a method which can be applied to any kind of architectures. Finally, unlike Steffen *et al.*, we do not wish that architects describe properties which constrain the order of components in a composition. Instead, we believe that more abstract properties should be used, which will allow for finding compositions, which were not initially expected by the architects. These compositions may well have components composed in a counterintuitive manner and yet provide the required non-functional properties. Therefore, by not forcing architects to describe a particular order, we are able to investigate a larger set of solutions.

IV Composition as Model Checking

This chapter presents our method for automatically composing software architectures which was first reported in [107]. This method was designed with a particular interest towards middleware architectures and their automatic construction based on simpler, more basic middleware architectures. As mentioned in the preceding chapters, these middleware architectures are general connection mechanisms which provide non-functional properties, such as security, reliability, *etc.*. By having a method to compose them together, we can easily obtain more complex middleware architectures that provide multiple non-functional properties and identify those which provide the best match to the needs of a particular system under construction. Thus, the different architectures obtained by composing different middleware architectures are to be subsequently evaluated by the architect of a system against a number of different properties, such as throughput, response time, size of the memory footprint, number of different elements (hardware or software) needed, *etc.*.

IV.1 Composing Middleware Architectures

As we have already seen in Section II.4, in order to provide multiple nonfunctional properties to the application layer, we have to weave the middleware architectures, providing each one of these properties, in an appropriate manner. To do this, architects first consider one of the initial middleware architectures as the *basic* one, upon which they will build the composed middleware architecture. Then, they search for places in it, where they can insert the *middleware* components of the other architectures, so that they can provide the other non-functional properties to the application layer. As Steffen *et al.* [199] showed for linear architectures, there are usually more than one possible way to construct such a composition. Since we do not know *a priori* which composed middleware architecture is more suitable to the system we are trying to construct — indeed, we could probably find different systems that would be better served by different compositions — we cannot choose one of them as being the best one, at least at the stage of creating the possible compositions. This would happen at later stages, when other concerns are studied, such as the overall number of components one has to use, the throughput or the maximum response time offered by the middleware architecture, the memory footprint, *etc.*.

The above discussion makes it clear that the possible compositions can be quite numerous. In order to get an insight of their number, we can consider the case where we want to compose the linear middleware architectures $A = \alpha_1 \cdots \alpha_n$ and $B = \beta_1 \cdots \beta_m$. This is, for example, the case when we have two network stacks. Our goal, then, is to construct all possible stacks $C = A \oplus B = \gamma_1 \cdots \gamma_k$, where a γ_l corresponds either to some α_i or to some β_j . Since the compositions will be constructed by inserting the *middleware* components of B in A, the total number of components of a composed architecture will be k = n + m - l, where l is the number of application components of B. The l application components of B do not appear in a composition because their rôles will be assumed by components of A. Then, the number of different compositions is given by the number of different possibilities we have when placing the m-l middleware components of B inside A. Therefore, the number of possible compositions will be at most $\binom{n+m-l}{n}^1$.

In the general case of non-linear architectures, *i.e.*, architectures whose configuration is a graph instead of just a linear connection of their elements, the problem is more difficult. In these, it no longer suffices to find some orderings of the different components which provide the required non-functional properties. Instead, we must find places in one middleware architecture, *i.e.*, in the graph describing its configuration, where we can insert middleware components of the other architectures. To take the example of Spitznagel and Garlan [198], if we want to provide a secure remote method invocation (RMI) in Java using Kerberos, then we must find appropriate places in the implementation of the RMI where we can insert the components implementing the functionality of Kerberos. The fact that we can no longer assume that the architectures are linear, means that we now may have multiple paths on which we need to apply such transformations. That is, if a component has a fan-out degree larger than 1, *i.e.*, multiple output ports, then we may have to add as many copies of the components of the other architecture, as the fan-out degree. This means that we may need multiple copies of the components we are inserting to be able to fulfill the requirements. As Tripakis showed in [204], when there is no known upper bound on the number of copies we may need, then the

 $^{{}^1\}binom{n+m-l}{n} = \frac{(n+m-l)!}{n!*(m-l)!}$

problem of composing is NP-complete. However, when composing middleware architectures we can calculate such an upper bound by examining the initial graphs, *i.e.*, configurations. For doing this, we define as the *multiplicity* of an architecture Arch, $\mathcal{M}(Arch)$, the *product* of all fan-out degrees greater than 1 (see the definition in Formula (IV.1)).

$$\mathcal{M}(Arch) \stackrel{def}{=} \prod_{c \in elements(Arch)} \max\left(1, fan-out-degree(c)\right)$$
(IV.1)

This gives us an upper bound of the number of component copies we need to insert. Since more than one of the initial middleware architectures may have a multiplicity greater than 1, for calculating the upper bound of the number of copies we have to multiply them all. To see why this is indeed an upper bound of the number of copies which we may need, it suffices to consider the case illustrated in Figure IV.1, where after component A_i , of architecture A, we have placed (copies of) component B_n from architecture B, and followed that with (copies of) component A_i , again from A. If components A_i and B_n are



Figure IV.1: Effect of fan-out degrees on copies needed

the only ones in their respective architectures with a fan-out degree greater than one, then, we will have to provide 3 * 2 = 6 copies of the A_j component and those following it. It is easy to see that this is the product of the fan-outdegrees of the components of the two architectures. Therefore, the final upper bound of the number of copies of the architectural elements we may need, when composing $Arch_1$ with $Arch_2$, is bounded as shown by Formula (IV.2).

Number-of-copies
$$(Arch_1 \oplus Arch_2) \le \mathcal{M}(Arch_1) * \mathcal{M}(Arch_2)$$
 (IV.2)

This factor increases the complexity of the problem, because we do not know beforehand how many of these copies we may be needing.

IV.1.1 Searching for Valid Compositions

To restate our goal, we are given two middleware architectures A_1 and A_2 , which provide two different properties *i.e.*, $A_1 \models P_1$ and $A_2 \models P_2$. These properties can be independent, e.g., A_1 provides secure communication and A_2 provides reliable communication, in which case, $(P_1 \nleftrightarrow P_2) \land (P_2 \not \Rightarrow P_1)$. However, there are cases where one of the middleware architectures provides a property which is a specialisation of the property provided by some other middleware architecture. For example, one may wish to compose a middleware architecture providing fault-tolerant capabilities with one that provides persistency of objects. Even though the first architecture provides a certain sort of persistency in the form of checkpoints that are used in case of faults to re-initialise the system components to a known correct state, the persistency middleware architecture is still of use. One basic reason is that the latter allows for easier access to the persistent state of a component and is usually more light-weight than fault-tolerant mechanisms are. Another example of this sort is the combination of middleware architectures offering transactions, i.e., the ACID² properties, and locking. Architects may wish to use a middleware architecture that offers locking because those offering transactions, usually need a longer time in order to lock critical sections, exactly because they have to do a lot more in order to support transactions.

From the two initial architectures A_1 and A_2 , we wish to construct a more complex one, $A_f = A_1 \oplus A_2$, such that A_f provides $P_1 \oplus P_2$, *i.e.*, $A_f \models P_1 \oplus P_2$. We use the symbol compose (\oplus) instead of the usual logical and (\wedge) for the properties because, P_2 will be provided to a subset \mathcal{A} of A_1 and thus to a subset of A_f . This is a direct consequence of the way middleware composition is performed, *i.e.*, by introducing components of the second architecture at appropriate places in the first. Therefore, we have that $P_1 \oplus P_2 \neq P_1 \wedge P_2$. In practice this is not important, if P_2 holds for that subset of A_f that is of importance for the system we want to design. Taking again the example of Spitznagel and Garlan [198] where we want to secure the communication between the objects communicating through RMI, we are interested in securing the communication path connecting their respective processes, since we can always assume that inside a process, communication is already secure.

We must, therefore, search in the set of different configurations C, where C is the set of all bijective functions from the set of output ports, *i.e.*, those *requiring* interfaces, to the set of input ports, *i.e.*, those *providing* interfaces, for all configurations, $c \in C$, that make the property $P_1 \oplus P_2$ true, or find the

²ACID: Atomic, Consistent, Isolated and Durable; the properties a transaction should have.

set S:

$$\mathcal{S} = \{ c \in \mathcal{C} : c \models P_1 \oplus P_2 \}$$
(IV.3)

However, since each different composition c may provide a slightly different property to the application layer, P_c , it would be impossible for architects to describe the property $P_1 \oplus P_2$, since it is the disjunction of all these different properties, *i.e.*, $P_1 \oplus P_2 = \bigvee_{c \in C} P_c$. To overcome this problem, an architect can instead search for a set S', where $S' \supseteq S$, by using a property P, which is provided by all compositions belonging to S:

$$\mathcal{S}' = \{ c \in \mathcal{C} : c \models P \}$$
(IV.4)

When architects are searching for $A_1 \oplus A_2$, a good candidate they can use for P is P_1 itself. This is because when we are composing A_1 with A_2 , we are in fact enriching A_1 with A_2 , so P_1 should at least hold.

Otherwise, architects can search an even larger set of compositions by using an even weaker property for P. For example, since one of the primary uses of middleware architectures is to allow application components to communicate, an architect can use as property P the lossless, FIFO delivery of messages, to ensure that the composed middleware delivers all messages and in the correct order. For proving that this property holds in a model, we have to perform an inductive proof over messages. In this proof, one has to prove first that the ith message, m_i , sent by one application component to another one through the middleware layer, will eventually be received by the application component which is the recipient. Using temporal logic, whose \Diamond , \Box , \mathcal{U} , etc. operators are defined in Appendix A, we have to show:

$$\forall i > 0.sent(m_i) \Rightarrow \diamondsuit received(m_i) \tag{IV.5}$$

Then, one has to prove that for any two messages, m_i and m_{i+j} , where j > 0, sent to the same recipient, m_i will be delivered first, or:

$$\forall i > 0, j > 0. \neg (\neg received(m_i) \mathcal{U} received(m_{i+j}))$$
(IV.6)

A system, however, where message indices can grow without an upper limit is effectively an infinite state one, which means that it is difficult to automatically prove facts about it, using a model checker. Nevertheless, architects can use an abstraction, proposed first by Wolper and then by Aggarwal *et al.* in [4, 214], which effectively abstracts the infinite messages into a set of three different message types. This transforms the model of the system from an infinite state to a finite state one. Thus, messages m_i and m_{i+j} are named as *red* and *blue* respectively and all others as *white*. Given a message source which sends a message sequence of the form "*white*^{*} *red white*^{*} *blue white*^{*}*n*³, we can transform the properties shown in Formula (IV.5) and Formula (IV.6) into the properties shown in Formula (IV.7) and Formula (IV.8):

 $\Box \text{ (sent_red} \Rightarrow \bigcirc \text{received_red} \text{ (IV.7)}$

$$\neg (\neg (\text{received_red})\mathcal{U} \text{ received_blue})$$
 (IV.8)

The Boolean variable sent_red is set to true by the message source, just before sending the red message, see Listing IV.1. The Boolean variables received_red and received_blue are set to true by the recipient of the messages, as soon as it receives the red and blue messages respectively, see Listing IV.2.

Listing IV.1: Message source for testing lossless, FIFO message transmission

```
sent red
1 bit
                     = 0 ;
        sent blue = 0 ;
2 bit
        received red = 0;
3 bit
_4 bit
        received blue = 0 ;
5
6 proctype Message_Source ()
7 {
   chan Output ;
8
9
   do
10
   /* Non-deterministically choose to send a white message. */
11
   :: Output ! white
12
   /* Choose to send a red message, if one has not already been sent. */
13
                             \rightarrow sent red = 1 \rightarrow Output ! red
   :: (! sent red)
14
   /* Choose to send a blue message, if one has not already been sent
15
      and a red message has already been sent. */
16
   :: (sent red \land ! sent blue) \rightarrow sent blue = 1 \rightarrow Output ! blue
17
   od
18
19 }
```

Listing IV.2: Message sink for testing lossless, FIFO message transmission

```
proctype Message_Sink()
{
    chan Input;
    /* Now receive the messages. */
    do
```

³To be more precise, since the last sequence of white messages is an *infinite* one, it should be written as $white^{\omega}$ instead of $white^*$.

```
:: Input ? m ;
7
      if
8
      :: (red == m) \rightarrow received_red = 1 ; /* Received a red message. */
9
      :: (blue == m) \rightarrow received_blue = 1 ; /* Received a blue message. */
10
      :: else
                    \rightarrow skip
                                          /* Received a white message. */
11
      fi
12
   od
13
14 }
```

As Wolper showed in [214], this abstraction implements the induction over the indices i and j used in the properties of Formula (IV.5) and Formula (IV.6) by using the first series of white messages, emitted by the message source before the red message, to cover all possible cases for i. Then, it uses the second series of white messages, emitted by the message source between the red and the blue one, to cover all possible cases for j, for each i.

Thus, we have seen how it is possible to overcome the problem of constructing the composition of the non-functional properties provided by the architectures we want to compose, by either using directly the non-functional property of the basic middleware architecture, or by using an even weaker property which should be provided in general.

IV.2 Composition of Architectures as a Model Checking Problem

In Section II.3.3 we saw how to map architectural elements into PROMELA model elements. Since the architect has also a way to express the property, P, that composed architectures should provide, we can try to construct all possible compositions and check which ones of these indeed provide the required property. We can automate this if we assume that we have a mechanism, called the *Binder* from now on, permitting us to bind, *i.e.*, configure, the available architectural elements in a non-deterministic way. Non-determinism is used when choosing the various bindings, so as to let the *Binder* free to examine all possible cases. By describing the compositions providing P as errors, we can use a model checker to search for them automatically. To do so, we can ask the model checker to verify that there *does not exist a configuration, i.e.*, set of bindings of component ports to connector rôles, *which provides the required property* P. This can be expressed using branching-time temporal logic as in property Φ , defined by Formula (IV.9).

$$\Phi = \neg E\left[(\neg Binder@bound)\mathcal{U}(Binder@bound \land AP)\right]$$
(IV.9)

If the model checker can find counterexamples to property Φ , then it will effectively report, through these counterexamples, those configurations for which: there is an execution path (E), where *P* holds for all sub-paths (A), once the *Binder* process reaches the position (@) labelled *bound* at its process model, (see Appendix A for a description of the symbols used in Temporal Logic.)

IV.2.1 Composing with the SPIN Model Checker

Even though there has been a proposal for allowing SPIN to verify full CTL^{*} properties [209], currently SPIN can only verify LTL ones. This means that Φ , defined by Formula (IV.9), cannot be verified directly with SPIN, since it is not an LTL formula (it contains path operators). Therefore, we must transform it from a branching-time property to a linear-time one. If we simply dispense with all branching-time operators, *i.e.*, E and A, we would then obtain property Φ_{LTL} , shown in Formula (IV.10).

$$\Phi_{\text{LTL}} = \neg(\neg Binder@bound \mathcal{U} Binder@bound \land P)$$
(IV.10)

The counterexamples produced for property Φ will indeed be produced for property Φ_{LTL} as well. To see why, let us consider a trace, τ , *i.e.*, a set of successive states of an execution of the model, belonging to the set of counterexamples produced for property Φ . Then τ will consist of a path in which $(\neg Binder (bound) \mathcal{U}(Binder (bound \land AP))$ is true. Assuming that P is an LTL property, then AP is equivalent to P itself, see [31], so we can rewrite the above as: $(\neg Binder (bound) \mathcal{U}(Binder (bound \land P))$. This being the negation of Φ_{LTL} , it is evident that τ will belong to the counterexamples of Φ_{LTL} as well. The difference between the two is the following. In branching-time properties, the temporal operators quantify over the paths that are possible from a given state. In linear-time properties, however, the operators describe events along a single computation path. Therefore, Φ allows us to describe the states at which a configuration of the composed architectures providing the required property P has been found. On the other hand, Φ_{LTL} describes the *particular computation paths* that are produced from these states.

IV.2.1.1 Composition in Two Stages

This is exactly why Φ_{LTL} is not easy to work with. If we ask SPIN to produce all counterexamples for it, then for each composition, *i.e.*, a set of port-rôle bindings, SPIN will produce counterexamples for *all* possible computations paths for this particular composition, *i.e.*, for all possible interactions of the architectural elements. For the particular Message-Source process that we have

(described in Section IV.1.1), which produces an infinite set of message sequences of the form "white* red white* blue white*", SPIN will identify an infinite number of counterexamples and, thus, of traces. Therefore, we have to identify the configurations providing P differently. One such way is to break up property Φ_{LTL} into two parts. That is, first, use property Φ'_{LTL} , see Formula (IV.11), to ask SPIN to identify all possible compositions and then, for each one of them ask it to verify that each of these compositions provides P, *i.e.*, that property Φ''_{LTL} , shown in Formula (IV.12), holds.

$$\Phi'_{\rm LTL} = \neg \diamondsuit Binder@bound \qquad (IV.11)$$

$$\Phi_{\rm LTL}^{\prime\prime} = P \tag{IV.12}$$

This means, that instead of running SPIN once and asking it to construct and verify at the same time the compositions providing P, we run SPIN in *two* stages. In the first stage, we use SPIN with Formula (IV.11) to simply construct all possible compositions, be they correct or not. Then, in the second stage we use SPIN with Formula (IV.12) to verify which compositions, among those constructed in the first stage, indeed provide P.

IV.2.1.2 The Binder

Having seen how we can use property Φ with the SPIN model checker to identify compositions of the architectures which provide the given property P, we now examine the Binder in further detail. We have seen in Section II.3.3 that we can model the binding of a particular component's port to a connector's rôle in PROMELA by using a communication channel, which is shared by both the component and the connector. This communication channel will be subsequently used by both the component and the connector for communicating through their respective port and rôle. Channels are automatically created for each different port of a component, when creating a new instance of that component (see Section II.3.3). Then, a special PROMELA process, *i.e.*, **init**, collects these channels and passes them as arguments to the instances of the connectors, according to the bindings of ports and rôles that are described by the architectural configuration, see lines 193-229 of Listing II.2. The Binder process is used instead of the **init** one, to non-deterministically assign channels to port and rôle pairs, ignoring the initial configurations. Thus, it can be seen as constructing all *bijective* mappings from the set of ports to the set of rôles. Like **init**, the *Binder* instantiates the instances of the components (and their copies) and stores the different channels, used by them at their ports for communicating, in an array, which we call channels. Then, it starts instantiating the instances of the connectors. However, unlike the aforementioned **init** process, which uses the architectural configuration for determining the channels to pass as arguments to these instances, *i.e.*, as the channels that they should use for their respective rôles, the *Binder* chooses the channels non-deterministically from the set of all available channels. Finally, after having bound all ports and rôles, *i.e.*, assigned the channels used by the various ports to particular rôles, it finishes by arriving at a position labelled bound, where it stops. Property Φ and Φ'_{LTL} , in Formula (IV.9) and Formula (IV.11) respectively, make explicit use of this position, *i.e.*, *Binder* bound. They use it for describing the state in an execution of the model, where all bindings have been performed and, from then on, the different processes can execute the protocols defined by the respective architectural elements they describe.

The non-deterministic assignment of channels to pairs of ports and rôles can be obtained by storing channels in the channels array in a non-deterministic manner. That is, when we are storing the channel that is to be used for communication with the ith port in the system, we do not place it in a predefined position of the channels array, according to the initial configurations, but store it in some arbitrary position instead. Given PROMELA's non-deterministic choice operator, choosing an arbitrary array position can be done as shown in Listing IV.3. A simple bookkeeping, for knowing which positions of the channels array we have already used, suffices for completing the modelling of all the different port/rôle configurations. Listing IV.4 gives the major parts of the *Binder* mechanism/process, *i.e.*, how it stores the channels used by ports at positions in the channels array, which are chosen non-deterministically, thus constructing all possible configurations.

Listing IV.3: Choosing a number non-deterministically

```
1 /* Choose a number from 1 upto No of Choices (inclusive), where
    No of Choices is received from the channel ND choice.
2
    Send the choice made to ND_choice. */
3
4 proctype ND chooser()
5 {
   byte No_of_Choices, choice ;
6
7
   do
8
   :: ND choice ? No of Choices \rightarrow
9
      if
10
      :: (No_of_Choices > 0) \rightarrow choice = 1
11
         (No of Choices > 1) \rightarrow choice = 2
      ::
12
          (No of Choices > 2) \rightarrow choice = 3
      ::
13
14
      :: (No_of_Choices > 252) \rightarrow choice = 253
15
      :: (No_of_Choices > 253) \rightarrow choice = 254
16
```

```
17 :: (No_of_Choices > 254) \rightarrow choice = 255

18 <u>fi</u>;

19

20 /* choice \in [1, No_of_Choices] */

21 ND_choice ! choice

22 <u>od</u>

23}
```

Traces, corresponding to counterexamples for the property Φ , will contain the messages printed at line 37 of Listing IV.4, thus allowing us to identify the particular port-rôle bindings which lead to a composed architecture providing the required property P. SPIN is particularly helpful in this respect, because its verifier (pan) can be instructed to report *all* errors, instead of just the first one⁴. Thus, we can find the configurations that were used for arriving at composed architectures which always provide the property P we need, by simply analysing the error trails we obtain when verifying property Φ .

We finish the discussion of the *Binder* with an observation we made during our experimentation with it. When we ask SPIN to produce traces for *all* errors, we may cause it to produce an *infinite* sequence of traces. So the models we construct should be written with this observation in mind. One example of problematic code is the code provided in SPIN's on-line manual itself [197], shown in Listing IV.5. This code is used to produce a "random" value, *i.e.*, it chooses non-deterministically a number from 0 to 255. Unlike the code we provided in Listing IV.3, this code will produce an infinite number of traces, even though the possible values it can produce are only 256. This is because there are infinite ways it can reach each one of these values, *e.g.*, for the value 0, it can produce 0 right away, or choose to increase and decrease the nr variable once, twice, *etc.*, *ad infinitum*. Therefore, architects should be particularly careful when describing behaviours to avoid cases like this one. That is, they must ensure that each different case they allow in a choice operator can be made in only one way.

IV.3 Assessment

In this chapter, we have shown how it is possible to transform the composition of middleware architectures into a model checking problem. We have

⁴This is achieved by changing the default command line option, -c1, which instructs pan to stop at the first error encountered, with the command line options -c0 -e. These options instruct pan to find all errors (-c0) and to produce an execution trace for each error found (-e).

Listing IV.4: Randomly binding input and output ports

```
1 /* To communicate with ND chooser, a rendez-vous channel */
2 chan ND choice = [0] of {byte};
3
4 active proctype Binder()
5 {
   chan channels[CHANNELS], current channel;
6
   bit position used[CHANNELS]; /* Is channels[i] used or not? */
7
   int i, target, UnCh, r ;
8
   i = 1 ; UnCh = CHANNELS ; /* UnCh: remaining unbound channels */
9
   do
10
   :: (CHANNELS > i) \rightarrow break
11
   :: else
                   \rightarrow
12
      /* current_channel contains the channel used by the i^{th} port */
13
      current channel = ...;
14
15
      /* Choose a random number between 1 and UnCh (inclusive) */
16
      ND choice ! UnCh ; /* Non-deterministic choice's upper limit */
17
                            /* Choose a number r \in [1, UnCh] */
      ND_choice ? r ;
18
                             /* Now, find the r<sup>th</sup> unused channel */
      target = 1 ;
19
      do
20
      :: (CHANNELS > target) \rightarrow break
21
      :: else
                          \rightarrow
22
        if
23
         :: (position used[target]) \rightarrow break
24
         :: else
25
           if
26
           :: (1 == r) \rightarrow break /* Found it. */
27
           :: else \rightarrow r--
28
           fi
29
        fi ;
30
        target++
31
      <u>od</u>;
32
33
      /* Channel of i^{th} port assigned to role target; mark it as used */
34
      channels[target] = current channel ;
35
      position used[target] = true ;
36
      printf("channels[%d] = %d\n", target, i) ;
37
38
      UnCh-- ;
                              /* We now have one less unbound channel */
39
      i++
40
   od ;
41
42 bound: ...
                             /* At this point all ports are bound */
43 }
```

Listing IV.5: Choosing a number non-deterministically - (II)

```
proctype randnr()
2 {
                            /* force a value modulo 256 */
   byte nr ;
3
   do
4
                            /* randomly increment */
  :: nr ++
5
                            /* or decrement */
   :: nr --
6
   :: break
                            /* or stop */
7
  do ;
8
   printf("nr: %d\n")
                           /* nr: 0..255 */
9
10 }
```

shown the additional modelling elements, *i.e.*, the *Binder*, needed to automate the construction of compositions using a model checker. Additionally, we have shown how architects can easily find a property, which effectively makes possible the discovery, among all possible compositions, of (a superset of) the compositions of the initial middleware architectures providing the properties required by the system they are building. This reformulation of the problem allows us to describe it more formally and obtain a description of it, which is easily amenable to automated methods for solving it.

However, as we explained in Section IV.1, the number of possible compositions is too big. Therefore, the aforementioned approach is applicable only for architectures of an extremely small size. In the following chapter, we identify ways to introduce constraints in the search performed, which allow us to investigate the composition of larger architectures.

V Constraining the Search Space

As we have seen in the previous chapter, the number of possible compositions we can construct from two middleware architectures is too big to explore them all. Indeed, the *Binder* process will try to construct compositions by finding all possible mapping among the N ports and N rôles, which means that it will investigate N! (*i.e.*, N factorial) different cases. Among these, very few will eventually provide the required properties. For architectures of even medium size, the first stage described previously, where we try to construct all possible compositions, will most surely fail, due to the state explosion problem. Therefore, we will not even have the chance to arrive at the second stage (see Section IV.2.1.1), where we verify which of the constructed compositions provide the property P.

It becomes obvious that if we want to apply composition of middleware architectures in a realistic setting, we have to constrain the first stage, as much as possible. In this way, we will be able to construct only a small subset of all possible compositions and avoid the state space explosion problem. In this chapter, we propose a set of constraints, which exactly allow such a reduction.

V.1 Constraining Through Structure

To discover the constraints that we can use when constructing possible compositions, it suffices to examine the information at our disposal that we have not used so far. From the initial architectural descriptions of the middle-ware we are composing, we already use the behaviour descriptions of the components and connectors at the second stage, where we search for compositions providing P. However, we have not at all been using the initial configurations of the middleware architectures we are composing, *i.e.*, the structural information which describes how middleware components should be connected together for the middleware to implement the desired mechanisms. This is

exactly the information we can use for constraining the possible compositions we construct during the first stage.

Our argument is the following. If the initial middleware architectures manage to implement mechanisms providing the properties we desire, they do so, not only thanks to the behaviour of their components, but thanks to the collaboration of these components as well. That is, the data-flows, *i.e.*, the overall configuration, implemented inside them are crucial for allowing them to accomplish their task. Therefore, we can assume with a high degree of confidence, that most of the compositions which will eventually provide property P, will preserve these data-flows as well. This assumption is, of course, simply a heuristic. Indeed, we cannot prove that there will never be a composition providing P, in which the initial data-flows are not preserved. However, we conjecture that the chances of this happening are too small to justify the resources needed for searching these additional cases. Thus, the engineering trade-off behind this heuristic tries to balance the size of the state space we have to explore for finding possible compositions, versus the computational resources we use for performing this search. By confining ourselves to just those compositions, which preserve the initial data-flows, we obtain a state space that we can search within practical limitations and within which we have a great probability to find many, if not all, of the compositions providing P.

Before describing how we use the preservation of data-flows for constraining the search space, we first give formal definitions of the constraints, so that we can have a clear understanding of what compositions we will be constructing.

V.1.1 Formal Definition of Structural Constraints

We start the formalisation of the structural constraints by examining them in the simpler setting of linear architectures. Once we have given the definitions for this simpler sub-case, we provide the respective ones for the general case of non-linear architectures.

V.1.1.1 Constraints for Linear Architectures

The preservation of data-flows constraint means that if two architectural elements c_i and c_j were directly bound in one of the initial architectures, then there should be a data-flow between them in the composed architectures as well. If c_i and c_j are middleware components, then we can allow middleware

components from the *other* architecture to be introduced between them. This is a direct consequence of the fact that middleware components are highly reusable by design and should have very good implementations as far as treatment of erroneous cases is concerned. As such, they can usually handle input from a very broad category of components. For example, a middleware component that compresses messages before they are sent over the network should be able to receive input from any other middleware component. Therefore, we do not constrain their use but allow all possible compositions of middleware components. Cases where this assumption is not valid are removed at the second stage, when we verify that the composition provides the property P. Indeed, this unconstrained use of middleware components has two advantages. First, it allows architects to identify new, unexpected uses of the components. Second, it can reveal cases where the middleware components cannot cooperate, even though they were expected to do so. In other words, this assumption can also help us *debug* the available middleware components with respect to their degree of reusability and inter-operability. We do not, however, allow middleware components from the same initial middleware architecture to be introduced between c_i and c_j , because then we no longer respect the data-flows of that architecture.

Let us assume that for an architecture, s, we have a predicate *directly* connected, \rightarrow_s , which is *true* for two components c_i and c_j , only when these are directly bound together. Then, we can define for a composed architecture, s', a new predicate *indirectly connected*, $\rightarrow_{s'}$, which is true for two components c_i and c_j of the same initial architecture, only when there is a path connecting them, *i.e.*, the initial data-flow between them is preserved, and all other components appearing between them in the path are from a different initial architecture. The indirectly connected predicate can be defined with the following recursive (on c_i) definition:

$$c_i \sim_{1\oplus 2} c_j = \bigvee_{\substack{i \to 1\oplus 2 \\ \forall \\ \exists c_k \notin Architecture(c_j).c_i \rightarrow_{1\oplus 2} c_k \land c_k \sim_{1\oplus 2} c_j}$$
(V.1)

In the definition shown in Formula (V.1), the index $1 \oplus 2$ to the indirectly connected and the directly connected predicates refers to an architecture composed from the first and second architectures. The definition demands, that for c_i and c_j to be indirectly connected in a composition of their architecture with another one, either they have to be directly connected in the composed architecture itself or they have to be connected through a series of components c_k , which do not belong to the same initial architecture as c_j (and, of course, c_i , since c_i and c_j are from the same initial architecture).

One should note that the indirectly connected function $\sim_{s'}$ would be equal

to the *transitive closure* of the directly connected function, *i.e.*, $\stackrel{*}{\rightarrow}_{s'}$, if not for the constraint we place on the second clause of the definition in Formula (V.1) upon the intermediate elements, c_k . With this constraint we are asking that intermediate components should not belong to the same architecture as the target c_j . If that is not the case, that is, if for all paths leading from element c_i to element c_j there is an element c_k of their initial architecture placed among them, then the data-flow between c_i and c_j from their initial architecture will no longer be preserved. So, the constraint we are imposing on the compositions we create is that, *if two components were initially directly connected, then they should be indirectly connected in the composed architecture.* Or, more formally:

$$\forall n \in \{1, 2\}. \quad \forall c_i, c_j \in Architecture_n. \quad c_i \to_n c_j \Rightarrow c_i \sim_{1 \oplus 2} c_j \tag{V.2}$$

Having seen how middleware components should be composed together, we now turn our attention to the application components, *i.e.*, the rôles of the middleware architecture that will be assumed by some specific application components of the final system. We have seen that middleware components are highly reusable by design and, therefore, can be assumed to work in many different settings and composed freely. However, since we aim at producing composed middleware architectures which should be as reusable as possible, so as to maximise their utility, we should pay special attention to the kinds of messages we force application components to accept in these compositions. These messages should place as few assumptions as possible on the capabilities of the application components, so as to insure that most, if not all, application components will be able to use the composed middleware architectures we construct. Therefore, it becomes apparent that when we do allow a middleware component to send messages to an application one, these messages should be "application friendly". That is, the messages should be using formats and carrying data that can be understood by most application components. To take the example of the two middleware architectures presented in Figure II.4 in Section II.4, we should not be sending to application components messages which are compressed, or broken into packets. To solve this problem, we impose a new constraint which, unlike the one for middleware components, is quite conservative. To allow a middleware component to send messages to some application component in a composed architecture, the former must have been already doing so in its initial architecture. This is because such a use implies that messages emitted by the particular middleware component were already considered acceptable by application components from the architect of that initial middleware architecture. If, on the other hand, the middleware component was connected to some other middleware component in its initial architecture, then we do not allow compositions where its messages are received by an application component. This is because in

most cases, the application component would not know how to interpret such intra-middleware messages. If we define the unary predicate application() to be true when applied to an application component and false otherwise, we can describe the aforementioned constraint as:

$$\forall c_i, c_j \in Architecture_2.(c_i \rightarrow_2 c_j \land \neg application(c_i) \land \neg application(c_j)) \\ \Rightarrow \\ \forall c_k \in Architecture_1. \begin{pmatrix} (c_i \sim_{1\oplus 2} c_k \land c_k \sim_{1\oplus 2} c_j) \\ \Rightarrow \\ \neg application(c_k) \end{pmatrix}$$
(V.3)

In the constraint described with Formula (V.3), the index 2 of the directly connected predicate in the first line, refers to the second architecture, *i.e.*, $Architecture_2$. We should note here that Formula (V.3) demands that not only middleware components should not be directly connected to application ones in a composed architecture, if they were not already connected to application components in their initial architecture, but that they should not be indirectly connected to application components either.

V.1.1.2 Constraints for Non-Linear Architectures

In non-linear architectures, the basic ideas remain the same but we must adjust the constraints described with Formula (V.2) and Formula (V.3), to take into account the copies of components introduced, as well as the fact that we can have multiple data-flows entering and leaving a component. The multiple data-flows complicate the constraints, because now we have to take into account all possible paths when we construct a composition. To show why "non-linear" architectures pose additional difficulties when composed, let us look at an example of composing two architectures, shown in Figure V.1, where the first, *i.e.*, Figure V.1(a), has multiple heterogeneous links. As is



Figure V.1: Two architectures with multiple heterogeneous links (*Application components are drawn with ellipses and middleware ones with boxes.*)

shown in Figure V.2, we composed each path after component A separately. On the first path we placed component X before B and Ψ after it. On the



Figure V.2: Inability to compose architectures with multiple heterogeneous links

second path we added (a copy of) component X after Γ . However, if we try now to merge the two paths together, we see that it is no longer possible to continue the composition with the second architecture after Δ . Indeed, the first path demands Ω as the next component from the second architecture, *i.e.*, Figure V.1(b), while the second path demands Ψ to come afterwards. Therefore, when some of the paths meet at a component like Δ , which we shall call the *fan-in* component, we must ensure that if we have used a particular set of components from the second architecture at one path, then we have used the same set for the other paths as well. This is to make sure that we can continue applying the second architecture after that component, which is not the case in Figure V.2. However, when the fan-in component has multiple output ports itself, *e.g.*, as shown in Figure V.3, then it may well support paths reaching it with different components from the other architecture. This is due to the



Figure V.3: A different architecture with multiple heterogeneous links

fact that we can always choose different "next" components from the other architecture, for each of the outgoing paths. Thus, we ask that the number of different sets of components we use to compose each incoming at a fan-in component path, should be *less or equal* to the number of output ports of the fan-in component. In this way, we can continue adding different components in the different paths that leave the fan-in. Figure V.4 shows how this could be done when composing the architecture of Figure V.3 with that of Figure V.1(b).



As we can see, even though we placed components X and Ψ on the top path

Figure V.4: Composing architectures with multiple heterogeneous links

and (a copy of) component X on the lower path connecting A with Δ , we can still continue the composition. Indeed, we can subsequently place Ω on the top path and (copies of) Ψ and Ω on the lower path connecting Δ with **S**.

To formally define the constraints in the general case of non-linear architectures, we start with the generalisation of the indirectly connected predicate, which takes into account copies of components as well. So, if we define $C_s(c_i)$ to be the set containing all copies of component c_i in a composed architecture s, or simply the singleton $\{c_i\}$ if there are no additional copies, we can define the indirectly connected predicate for sets of copies, as:

$$\mathcal{C}_{s}(c_{i}) \rightsquigarrow \mathcal{C}_{s}(c_{j}) \Leftrightarrow \begin{pmatrix} (\forall c_{k} \in \mathcal{C}_{s}(c_{i}).\exists c_{m} \in \mathcal{C}_{s}(c_{j}).c_{k} \rightsquigarrow c_{m}) \\ \land \\ (\forall c_{n} \in \mathcal{C}_{s}(c_{j}).\exists c_{h} \in \mathcal{C}_{s}(c_{i}).c_{h} \rightsquigarrow c_{n}) \end{pmatrix}$$
(V.4)

In other words, we say that in a composition s a set of copies of a component $C_s(c_i)$ is indirectly connected with a set of copies of another component $C_s(c_j)$, if each copy in the former is indirectly connected with some copy in the latter and for each copy in the latter there is a copy in the former which is indirectly connected to it.

So now, Formula (V.2) will become as shown in Formula (V.5).

$$\forall n \in \{1, 2\}. \quad \forall c_i, c_j \in Architecture_n. \quad c_i \to_n c_j \implies \mathcal{C}_s(c_i) \leadsto_{1 \oplus 2} \mathcal{C}_s(c_j) \quad \text{(V.5)}$$

Formula (V.5) states that if two components were directly connected in their initial middleware architecture, then their *sets of copies* should be indirectly composed in the composed architectures. In the example we have shown in Figure V.4, this constraint is respected, since $\mathcal{C}(X) \rightsquigarrow \mathcal{C}(\Psi)$ and $\mathcal{C}(\Psi) \rightsquigarrow \mathcal{C}(\Omega)$. Indeed, we have $\mathcal{C}(X) = \{X, X'\}$, $\mathcal{C}(\Psi) = \{\Psi, \Psi'\}$ and $\mathcal{C}(\Omega) = \{\Omega, \Omega'\}$. In

the given composition, we have $X \rightsquigarrow \Psi \land X' \rightsquigarrow \Psi' \land \Psi \rightsquigarrow \Omega \land \Psi' \rightsquigarrow \Omega'$, which, according to Formula (V.4), means that the sets of copies are indirectly connected.

Respectively, Formula (V.3), becomes Formula (V.6):

$$\begin{aligned} \forall c_i, c_j \in Architecture_2. \ (c_i \to_2 c_j \land \neg application(c_i) \land \neg application(c_j)) \Rightarrow \\ \forall c_n \in \mathcal{C}_s(c_i), c_m \in \mathcal{C}_s(c_j), c_k \in Architecture_1. \\ ((\exists c_l \in \mathcal{C}_s(c_k). c_n \rightsquigarrow_{1\oplus 2} c_l \land c_l \rightsquigarrow_{1\oplus 2} c_m) \Rightarrow \neg application(c_k)) \end{aligned}$$

$$(V.6)$$

The constraint described with Formula (V.6) states that in the paths connecting copies of two middleware components (c_i, c_j) which were directly connected in the second architecture, only (copies of) middleware components (c_k) can be placed from the first middleware architecture.

Thus, we now no longer talk about *components* of the composite architecture, but we focus instead on *sets of copies* of the components.

V.2 Constraints and Model Checking

Now that we have formally described the constraints that we wish the composed architectures to abide to, we can embed them in the method presented in Chapter IV for constructing the compositions through model-checking. Unfortunately, it is not at all easy to express the aforementioned constraints using PROMELA, because we effectively have to describe particular *graphs*, *i.e.*, configurations, that we consider correct. Instead, we can use these constraints to construct a set of constraints, which is weaker but, at the same time, easier to express in PROMELA. This weaker set of constraints effectively forms a port-rôle *compatibility relation*, like the one used by Tripakis in [204].

V.2.1 Transforming Structural Constraints to a Compatibility Relation

The compatibility relation is obtained from the aforementioned constraints, *i.e.*, Formula (V.5) and Formula (V.6), by restricting ourselves to the cases where we try to connect architectural elements that come from the same initial architecture. In such a case, instead of indirect connections in Formula (V.5) and Formula (V.6) we can use direct connections and thus check locally that the constraints are respected. For example, Formula (V.5) says that two components from the same initial configuration should be connected through a series (possibly empty) of components from the other architecture (this is

a consequence of the indirect connection we are using, see Formula (V.1)). Therefore, when we try to connect directly two components from the same initial architecture, Formula (V.5) demands that these should be directly connected in their initial architecture as well. Thus, according to Formula (V.5), two components from the same initial architecture are compatible, when they were initially connected together, or:

$$\forall n \in \{1, 2\}. \forall c_i, c_j \in Arch_n. c_i \rightarrow_{Arch_n} c_j \Rightarrow compatible(c_i, c_j)$$
(V.7)

With this compatibility relation we ensure that we are not connecting such elements *"backwards"*. Similarly, we can use the constraint presented in Formula (V.6) to find those components of the second architecture, which can be directly connected to application components of the first one. So, we have that a middleware component of the second architecture is compatible with an application component in a composed architecture, only if it was directly connected with an application component in its initial architecture, or:

$$\forall c_i \in \{x \in Arch_2 : \neg application(x)\}.$$

$$\forall c_j \in \{x \in Arch_1 : application(x)\}.$$

$$\exists c_k \in \{x \in Arch_2 : application(x)\}. c_i \to c_k \Rightarrow compatible(c_i, c_j)$$

$$(V.8)$$

In order to use the constraints presented in Formula (V.7) and Formula (V.8) with our method, we have to change the *Binder*. Now, when the *Binder* examines whether channel, *i.e.*, port, target can be bound to rôle i, it not only has to verify that it has not already bound this channel to some other rôle, but it also has to verify that the target channel is compatible with the i^{th} rôle. Sometimes, the *Binder* will reach a state where it can no longer find a compatible channel to bind to a rôle, because all remaining channels/ports and rôles are incompatible with each other. These are exactly the cases we wish to remove from the state-space. In these cases, the *Binder* blocks and never reaches the position labelled bound in its code. Listing V.1 shows the code of the *Binder* along with the code using these constraints.

Listing V.1: Binder with constraints on the possible bindings

```
1 active proctype Binder()
2 {
  int i, target, candidates, r, tmp ;
3
  bit channel bound[CHANNELS] ;
4
  bit channel compatible[CHANNELS][CHANNELS] ;
5
6
  run ND chooser() ;
7
  channel_compatible[1][1] = false ; /* Pair-wise role-port compatibility.
                                                                               */
8
  channel_compatible[1][2] = true ;
9
```

```
10
    . . .
   channel compatible[CHANNELS][CHANNELS] = false ;
11
12
   i = 1;
13
   do
14
   :: (CHANNELS > i) \rightarrow break
15
    :: else
16
        /* Find the number of unbound ports that are compatible with this role.
                                                                                             */
17
        candidates = 0;
18
        target = 1 ;
19
        do
20
        :: (CHANNELS > target) \rightarrow break
21
        :: else
22
                             \rightarrow
           if
23
           :: (channel bound[target]
24
            ∨ !channel_compatible[i][target]) → skip
25
           :: else
                                            \rightarrow candidates++
26
           fi ;
27
           target++
28
        od ;
29
        /*
30
         If the following fails, it means we've bound the roles the wrong way
31
         so far and we've got no acceptable way to continue for the rest.
32
         */
33
        <u>if</u>
34
        :: (0 == candidates) -> goto block no candidates /* No compatible ports */
35
        :: else

ightarrow skip
36
        <u>fi</u>;
37
        /* Choose a number between 1 and candidates (inclusive). */
38
        ND choice ! candidates ;
39
        ND choice ? r ;
40
        /* Find the r^{th} unbound and compatible with the i^{th} role channel/port */
41
        target = 1;
42
        do
43
        :: (CHANNELS > target ) \rightarrow break
44
        :: else
45
                              \rightarrow
           <u>if</u>
46
           :: (channel bound[target]
47
           ∨ !channel compatible[i][target]) → skip
48
           :: else
49
             if
50
              :: (1 == r) \rightarrow /* Found a compatible channel/port. */
51
                tmp = target ;
52
                break
53
```

```
:: else
                         \rightarrow r--
54
              fi
55
           fi ;
56
           target++
57
        od ;
58
        Inputs[i] = tmp ; channel bound[tmp] = true ;
59
        printf("MSC: Binder: Inputs[%d] = %d\n", i, m) ;
60
        i++
61
     od ;
62
63
64 bound:
   printf("\n Binder: Channels bound.\n \n") ;
65
   goto the end ;
66
67
68 block_no_candidates:
   do
69
   :: true \rightarrow skip
70
   od ;
71
72
73 the end :
   skip ;
74
75 • • •
76 }
```

In lines 8–11 of Listing V.1 we see how the compatibility relation of portsrôles is declared using the channel_compatible array. Line 9, for example, declares that rôle number 1 is compatible with port number 2. Then, in lines 17–29 we count the candidate ports that can be bound with the rôle under consideration. If there is none, we force the *Binder* process to block in lines 34–37 by making it jump to label block_no_candidates at line 68 where we enter an endless loop. Else, we non-deterministically choose one of the candidates in lines 39–58 and bind it with the current rôle. If all rôles get bound, then the *Binder* process reaches eventually the code labelled bound at line 64, so the property shown in Formula (IV.11) will become false and an error trace will be produced. Then we can extract the configuration of the composition constructed by the *Binder*, by examining this error trace and, more specifically, the messages printed at line 60.

One more optimisation that we apply, is to substitute line 61, which iterates over rôles in increasing order, by a succession order that is sorted relatively to the *number of constraints* of each rôle, in *descending* order. If, for example, rôle k has the most constraints, it is in our advantage to bind it first. This way, we avoid examining all possible cases where we have bound

the rôles up to k - 1, just to find that no ports compatible with k exist. As an example, assume that we have 3 ports and their respective rôles, for which channel_compatible[2][1] = <u>false</u>, channel_compatible[3][3] = <u>false</u>, and all other pairs are compatible. Then line 13 becomes:

```
i = 2 ; /* Start with role 2. */
```

since rôle 2 has the most incompatible ports (2). Line 61 is now substituted by the following code, which processes rôle 3 after 2 and rôle 1 after 3.

```
\begin{array}{l} \underline{if} \\ \vdots & (2 == i) \rightarrow i = 3 \ /* \ \textit{Bind role 3 after 2. */} \\ \vdots & (3 == i) \rightarrow i = 1 \ /* \ \textit{Bind role 1 after 3. */} \\ \vdots & (1 == i) \rightarrow i = \text{CHANNELS /* To exit the loop. */} \\ \underline{fi} \end{array}
```

In this particular example, the verifier has to check only 2 different cases, instead of the initial 6. That is, it checks the cases where the bindings are the pairs $\{(2,3), (3,1), (1,2)\}$ and $\{(2,3), (3,2), (1,1)\}$. Without it, it would have to check the following cases: $\{(1,1), (2,2), -\}$, $\{(1,1), (2,3), (3,2)\}$, $\{(1,2), (2,1), -\}$, $\{(1,2), (2,3), (3,1)\}$, $\{(1,3), (2,1), -\}$, $\{(1,3), (2,2), -\}$, where cases containing the element "-" are those for which no candidate port existed for the third rôle after having bound the first two and thus the *Binder* would block.

It is evident that the port-rôle compatibility relation, defined by the constraints defined with Formula (V.7) and Formula (V.8), is not as expressive as the constraints defined with Formula (V.5) and Formula (V.6). For example, if we directly connect a middleware component from the second architecture, which is not compatible with application components, with a middleware component from the first architecture, then we can no longer be assured that an application component will not be receiving input from such an incompatible component. When we try to verify the property P given by the architect at the second stage of composition (see Section IV.2.1), these additional cases will have to be proved wrong by the model-checker. To speed up the verification for these cases, we added signatures to messages exchanged. Thus, architectural elements must sign messages before passing them over to the next recipient. Additionally, each time an element receives a message, it checks that the message has been signed by all those which would have signed it in its initial architecture. When the signatures are not correct, the architectural element which has received the incorrectly signed message causes a deadlock, thus signalling right away that this is an incorrect composition. In this way, compositions that do not adhere to the "conservation of existing data-flows" rule are quickly identified as incorrect solutions and the verification process

with respect to the property shown in Formula (IV.12) is sped up.

V.2.2 An Example of Composing Architectures - I

In this sub-section we present an example of composing two middleware architectures with the aid of a model checker. We show how one can introduce constraints to reduce the state-space and what kind of structurally invalid compositions are obtained, where invalidity is defined according to the constraints described with Formula (V.7) and Formula (V.8).

The middleware architectures to be composed are shown in Figure V.5.





(a) Encode-Decode: An architecture providing secure communication

(b) Fork-Merge: An architecture providing reliability for a communication medium

Figure V.5: Two middleware architectures

(C=Client, S=Server, E=Encode, D=Decode, F=Fork, M=Merge, R=Reliable FIFO connector, L=Lossy FIFO connector. As always, boxes denote middleware components, circles denote connectors, ellipses denote application components, i.e., rôles, and arrows denote bindings & data-flows.)

The Encode-Decode architecture, shown in Figure V.5(a), is a general example of an encoded communication between a client and a server. The encoding may be used for security reasons, *i.e.*, encryption, for increased throughput, *i.e.*, compression, for error-detection, *i.e.*, error-correction codes, *etc.*. The Fork-Merge architecture, shown in Figure V.5(b), provides reliable communication, by replicating the application server, broadcasting through different unreliable communication links the client requests to the server replicas using the Fork component and then merging the replies of the replicas using the Merge component. The Fork-Merge architecture also contains an element (the Fork component) with *multiple* output ports, *i.e.*, ports whose interface is a *required* one. Both architectures implement a reliable, FIFO connector between the client and the server. Therefore, when composing them, we use as property P in Formula (IV.12), the property of lossless, FIFO delivery of messages. This property was introduced in Section IV.1.1 in two parts, as Formula (IV.7) and Formula (IV.8). That is, we have:

This means that we wish every composition of Fork-Merge and Encode-Decode to provide a lossless, FIFO connector to the application components which will be using it.

In order to find the results of Fork-Merge \oplus Encode-Decode and Encode-Decode \oplus Fork-Merge, we first have to calculate the maximum number of copies needed. Since $\mathcal{M}(Fork-Merge) = 2$ and $\mathcal{M}(Encode-Decode) = 1$, we need at most 2 copies of each architectural element. Unlike other elements, copies are assumed to be compatible with themselves. This allows the Binder to remove them from the compositions it constructs, by short-circuiting them, i.e., connecting them to themselves. For the case of Fork-Merge \oplus Encode-Decode, the compatibilities used are shown in Table V.1. In it, each line shows which elements (in the columns) are compatible with the element at the start of the line, that is, if the latter can be connected to them and send them input. For example, the client C (in the first line) can send messages to E_2 , E_3 , E_4 , The compatibilities of their copies are similar, with D, D₂, D₃, D₄, F & F₂. the only difference that we allow them to be compatible with themselves. For example, C_2 , the copy of C, is compatible with the same architectural elements as C, as well as, with itself. As we can see in Table V.1, all elements of the first middleware architecture, *i.e.*, Fork-Merge, are compatible with the elements of the second. That is, we have that compatible(x, y) = 1, for all $x \in \{C, C_2, F, C_2, F\}$ F_2 , L, L₂, L₃, L₄, S, S₂, S₃, S₄, M, M₂ and $y \in \{E, E_2, E_3, E_4, D, D_2, D_3, D_4\}$.

When we used SPIN to search for possible compositions, the *Binder* could not construct the possible configurations, since they were too numerous. Indeed, since we have 24 channels in total, which we must use to bind the output ports of the elements to their input ports, we have to examine $24! \approx 6.2 * 10^{23}$ cases ¹. Even though the compatibility relation diminishes this number, there are still too many cases left, to explore them exhaustively. So, instead of composing the architectures we presented in Figure V.5, we composed parts of them. For the Encode-Decode middleware architecture we used the path from

 $^{^{1}24! = 620, 448, 401, 733, 239, 439, 360, 000.}$

					u	shile.	E_4, I	D_4, L_4	$\& S_4$	are t	ne c	copies	s of E	\mathcal{L}_{3}, D_{3}	, L3	& S_3	.)					
	C	C_2	E	E_2	E ₃	\mathbf{E}_4	D	D_2	D_3	D_4	F	\mathbf{F}_2	М	M_2	L	L_2	L_3	L_4	S	S_2	S_3	S_4
C	0	0											0	0	0	0	0	0	0	0	0	0
C_2	0												0	0	0	0	0	0	0	0	0	0
E	0	0	0	0	0	0			0	0									0	0	0	0
E_2	0	0	0		0	0			0	0									0	0	0	0
E ₃	0	0	0	0	0	0	0	0											0	0	0	0
E_4	0	0	0	0	0		0	0											0	0	0	0
D	0	0	0	0			0	0	0	0												
D ₂	0	0	0	0			0		0	0												
D ₃			0	0	0	0	0	0	0	0												
D ₄			0	0	0	0	0	0	0													
F	0	0									0	0	0	0					0	0	0	0
F ₂	0	0									0		0	0					0	0	0	0
M											0	0	0	0	0	0	0	0	0	0	0	0
M ₂											0	0	0		0	0	0	0	0	0	0	0
L	0	0									0	0	0	0	0	0	0	0				
L ₂	0	0									0	0	0	0	0		0	0				
L ₃	0	0									0	0	0	0	0	0	0	0				
L ₄	0	0									0	0	0	0	0	0	0					
S	0	0									0	0			0	0	0	0	0	0	0	0
S_2	0	0									0	0			0	0	0	0	0		0	0
S_3	0	0									0	0			0	0	0	0	0	0	0	0
S_4	0	0									0	0			0	0	0	0	0	0	0	

Table V.1: Compatibility relation for Fork-Merge \oplus Encode-Decode (Incompatible bindings are marked with 0, i.e., false, while compatible ones are left empty. C_2 , E_2 , D_2 , F_2 , M_2 , L_2 & S_2 are the copies of C, E, D, F, M, L & S respectively, while E_1 , D_2 , L_4 & S_4 are the copies of E_2 , D_2 , L_3 & S_2)

the Client to the Server, since the path from the Server to the Client is exactly the same. For the Fork-Merge architecture, however, we had to use all the path from the Client to the Merge component. These are shown in Figure V.6. The Client application component was effectively the Message-Source process, presented in Listing IV.1, on page 64. The Message-Sink (see Listing IV.2) was placed at the end of the paths shown in Figure V.6. The PROMELA models used to compose these two middleware architectures are given in Appendix B. For them, the *Binder* found 28 different cases for Encode-Decode \oplus Fork-Merge and 90 different cases for Fork-Merge \oplus Encode-Decode. On a SUN workstation with 256MB RAM, these were obtained in less than 10 seconds in total.

When we tried to verify which ones of these 118 compositions did indeed



provide property P, SPIN could find counter-examples for the structurally invalid compositions almost instantly. Unfortunately, for the structurally valid ones, it would take SPIN almost 3 hours to prove them correct. However, we observed that when we verified two, or more, structurally valid compositions together, SPIN would take again 3 hours to prove them correct. Apparently, in this case the model checker was taking advantage of similarities among the different configurations that allowed it to verify parts of the different configurations once, for all of them. Therefore, when trying to verify the candidate configurations we run SPIN on each of them with a timeout of 1 minute, stopping it if it had not finished by that time. We then collected the configurations which were not verified in 1 minute and verified them all together, in the aforementioned manner. Using this method, we collected 4 candidate configurations for Encode-Decode \oplus Fork-Merge and 5 cases for Fork-Merge \oplus Encode-Decode in 8.5 minutes and 21 minutes, respectively. Then we verified them in 2 hours, 48 minutes and 3 hours, 10 minutes, respectively. So, we obtained in total 9 different candidate solutions in less than half an hour and fully verified them in under 6 hours.

Two obtained solutions for Fork-Merge \oplus Encode-Decode are shown in Figures V.7(a) and V.7(b). In Figures V.8(a) and V.8(b) we can see two solutions for Encode-Decode \oplus Fork-Merge. In both figures we have added the missing elements, so as to make the results easier to understand. Application
components are drawn with ellipses, middleware components are drawn with boxes, and connectors with circles. Elements belonging to the first middleware architecture are drawn with a bold frame.



Figure V.7: Two solutions for Fork-Merge \oplus Encode-Decode

One example of an *invalid* candidate configuration that we obtained during the first phase of Fork-Merge \oplus Encode-Decode can be seen in Figure V.9. We can easily see that even though the compatibility relation is honoured by this configuration, *i.e.*, the output of E_1 is connected to the input of R_1 , F to that of L_1 and L_2 , L_1 to that of S_FM₁ and S_FM₂ to that of M, the original data-flows no longer exist. As we have already seen, this alone is a very strong hint against the suitability of this composition. Indeed, the model checker verified that this composed architecture did *not* provide the required property.

V.3 Using Constraints to Construct the Compositions

We have seen that in order to use the constraints with the *Binder* we had to simplify them and then had to simplify the architectures as well. This makes it clear that it is not easy to find possible compositions and, most importantly, that the solution based on the *Binder* mechanism does not scale. So, even



Figure V.8: Two solutions for Encode-Decode \oplus Fork-Merge



Figure V.9: A (wrong) candidate configuration for Fork-Merge \oplus Encode-Decode

though this approach may be interesting from a theoretical point of view, we need something different if we want to compose middleware architectures in practise. The reasons for these problems, as we have aforementioned, is that the constraints (*i.e.*, the compatibility relation of input/output ports), which we can express in a model, are not expressive enough to describe the initial data-flows. In addition, it is also difficult to describe the cases where a middleware component eventually sends messages/requests to an application component, even though in its initial architecture it was supposed to send messages only

to another middleware component. Finally, the *Binder* has to create all copies of the different elements and try to bind them, even though they are not always needed.

For all these reasons we have decided to bypass the first stage of the method (see Section IV.2.1.1), where we let the *Binder* construct possible compositions. Instead, we construct the possible compositions ourselves using an algorithm which processes the two graphs, *i.e.*, configurations, of the initial middleware architectures. Then we can use the results as input to the second stage of the method, to verify which ones of them provide the property P.

In the following sub-sections, we show how this is done for the simpler case of linear architectures and then for non-linear architectures.

V.3.1 Constructing Linear Architectures

As we showed in [106], it is fairly easy to construct compositions of linear architectures that respect the constraints shown in Formula (V.2) (see page 76), and in Formula (V.3) (see page 77). It suffices to create a binary tree where at each node we choose the next component either from the first architecture or from the second, pruning at the same time those branches which do not abide by the aforementioned constraints. By keeping the last element chosen from each architecture, $last_i$ where *i* denotes the *i*th architecture, our choice of the next component at each point is done as follows:

(1) If choosing an element c_j from architecture *i*, then the *last*_i element must have been directly connected to c_j in Architecture_i.

This ensures that the constraint of Formula (V.2) is preserved at each step.

(2) Whenever the $last_2$ component chosen from the 2nd architecture was a middleware one *and* it is incompatible with application ones, then we prohibit choosing from the 1st architecture, if its next component is an application one. When at subsequent steps we have chosen a component from the 2nd architecture, which is compatible with application ones, we allow again choosing the next component from the 1st architecture.

This ensures that we always abide by the constraint of Formula (V.3).

(3) To be able to choose an application component from the 2^{nd} architecture, the last element already chosen should be an element from the 1^{st} architecture.

This is done, so as to be able to assign the rôles of the application components of the 2^{nd} architecture to elements of the 1^{st} architecture.

(4) Finally, we remove all cases where we have chosen all the elements from the 1^{st} architecture and we still have elements from the 2^{nd} one.

This is because we would have no way to place these elements in the composed architecture. However, it is not the same case when we have been left only with elements from the 1^{st} architecture, because if we are not in case No. (2), then we can continue selecting from the 1^{st} architecture, until we have no elements left.

Assuming that the Fork-Merge architecture has only a single server replica, then we can transform it to a linear architecture, Fork-Merge_L. This allows us to use the above algorithm for constructing all structurally valid compositions of Fork-Merge_L \oplus Encode-Decode and Encode-Decode \oplus Fork-Merge_L. When doing so, we obtain 11 compositions for Fork-Merge_L \oplus Encode-Decode and 15 compositions for Encode-Decode \oplus Fork-Merge_L. However, in Section IV.1 we had calculated the maximum number of different compositions to be $\binom{n+m}{m}$, where n is the number of components of the first architecture and m is the number of *middleware* components of the second. Therefore, for the above cases, where Fork-Merge_L has 4 components (C_F-M, F, S_F-M, M) of which 2 are application ones (C_F-M, S_F-M) and Encode-Decode has 6 components (C_E-D, E₁, D₁, S_E-D, E₂, D₂), again with 2 application ones (C_E-D, S_E-D), we would expect something like $\binom{4+(6-2)}{(6-2)} = 70$ and $\binom{6+(4-2)}{(4-2)} = 28$, respectively. The difference, from just 26 results in total against 98 we were expecting, is due to the additional constraints we have imposed on the compositions. For example, when composing Fork-Merge_L with Encode-Decode, we remove 2 all compositions where we have something like "C_F-M \rightarrow E₁ \rightarrow F \rightarrow S_F-M \rightarrow $\cdots \rightarrow D_1 \rightarrow \cdots$ ", since in these we have placed the application component S_F-M between the middleware component E_1 and the middleware component D_1 . The results for Fork-Merge_L \oplus Encode-Decode and the results for Encode-Decode \oplus Fork-Merge_L are shown in Figure V.10 and Figure V.11 respectively. In these, the connectors of the Fork-Merge and Encode-Decode architectures have been removed, so that the reader can more easily follow the configuration of the components and the functionality these compositions finally provide.

 $^{^{2}}$ To be exact, we never construct them in the first place.



Figure V.10: Results for Fork-Merge_L \oplus Encode-Decode (Boxes denote middleware components and ellipses denote application components.)

V.3.2 Constructing Non-Linear Architectures

It is evident that we cannot always transform non-linear architectures into linear ones. We now present a way to compose non-linear architectures to-gether, which abides to the constraints given for non-linear architectures in Section V.1.1.2, *i.e.*, the constraint shown in Formula (V.5) on page 79 and the constraint shown in Formula (V.6) on page 80.

The first problem with non-linear architectures is that we can no longer speak of a "next" element. Indeed, during a composition we may arrive at an element from which multiple paths follow. As we stated in Section V.1.1.2, when discussing about Formula (V.5), it is possible then that we use different sets of elements from the other architecture, for each of these paths. The above discussion assumes that we have a way to identify elements where different paths meet. We call such components *fan-in* components, *e.g.*, Merge, and the components that split a path into many, *e.g.*, Fork, *fan-out* components, making an allusion to the fact that they have a fan-in, respectively fan-out, degree greater than 1. The reason for which we want to be able to identify fan-in nodes is that we want to ensure that we can continue the composition, once we have reached them. This, as aforementioned in Section V.1.1.2, effectively means that there exist enough paths *leaving* the fan-in node, to accommodate all the different sets of elements we have used when composing the paths *leading* to the fan-in.

V.3.2.1 Finding Fan-Out and Fan-In Nodes in the Configuration Graph

From the previous discussion it follows that when composing non-linear architectures, the first thing we must do is identify the fan-out and fan-in nodes of them. Identifying fan-out nodes is easy; it suffices to examine the number of connections an element makes to other elements, when we choose it in one of the cases presented in the list on page 91. Given now a fan-out component, c, we say that the components where all paths leaving c meet, belong to the set Fan In(c), while the components where only some of these paths meet, belong to the set *Partial-Fan-In*(c). These sets can be computed in the following manner. First we identify all elements with a fan-in degree greater than 1. Then, we do a breadth-first search for each one of them, starting each time from a different "next" element of the fan-out node. That is, for the Fork-Merge architecture, we identify first Merge as a potential fan-in node for Fork. Then we find the shortest path leading from the first lossy connector, L_1 , to Merge and from the second lossy connector, L_2 , to Merge, since L_1 and L_2 are the next elements of Fork. Subsequently we place into the set Partial-Fan-In(c), the first common node in any two paths that start from a different next element, which is exactly the definition of the partial fan-in node we gave above. To calculate the set Fan-In(c), we traverse the set Partial-Fan-In(c) and for each element of it, we check whether all next components of c can lead to that partial fan-in component. If this is the case, then we place this fan-in component into the set Fan-In(c) as well.

Having obtained these two sets of fan-in nodes, we can identify when we

reach such a node. Then, depending on its fan-out degree, we check the following. First, if the fan-out degree of the fan-in is 1, *i.e.*, the fan-in has a *single* connection *to* another element, then the elements of the other architecture, which we have placed in the paths leading to it, must be exactly the same. If they are not, then we are in a case similar to the one depicted in Figure V.2, on page 78, where we are unable to continue with the composition. If, however, the fan-out degree of the fan-in node is greater than 1, *e.g.*, see the fan-in node Δ in Figure V.3, then we might be able to continue with the composition, even if we have used different elements from the other architecture in the paths meeting at the fan-in. This, was exactly the case in Figure V.4, on page 79. As we saw in the discussion at the Section V.1.1.2, what we must check is that the number of different sets of components we use to compose each incoming at a fan-in component. If this is indeed true, then we can continue the composition, as before.

V.3.3 An Example of Composing Architectures - II

Applying the above to the case of Fork-Merge \oplus Encode-Decode, we obtain 15 results, shown in Figure V.12, on page 99. In that figure, S_FM_1 and S_FM_2 are the first and second, respectively, replicas of the Server component of the Fork-Merge architecture, see Figure V.5 on page 85. E_1 (D_1) is the first Encoder (Decoder) used in the path connecting the Client with the Server in the Encode-Decode architecture and E_2 (D_2) is the second Encoder (Decoder) used in the path connecting the Client in the Encode-Decode architecture, see Figure V.5(a) on page 85. Finally, the primed components, *e.g.*, E_1', E_2', denote additional copies used.

V.4 Assessment

In this chapter we have presented a set of constraints that can be derived from the data-flows present in the initial middleware architectures we want to compose. We then showed how to use them for obtaining a weaker set of constraints, which form a compatibility relation among architectural elements. We incorporated this compatibility relation into the *Binder* mechanism, for decreasing the search-space when searching for candidate compositions. However, the compatibility relation did not prove itself useful in practice, since it could not substantially decrease the number of possible compositions.

For this reason, we provided ways to construct the valid compositions, with

respect to these constraints, without using a model checker. In this way, we managed to construct the structurally correct compositions, which usually are a lot fewer than the maximum number of compositions we can expect. Additionally, we can expect them to contain most of the valid compositions, with respect to the required properties, we are searching for. Thus, we no longer need to use a model checker for identifying the candidate compositions. Instead, we use the model checker only for verifying which ones of these candidate compositions are indeed valid with respect to the required properties. Therefore, we have shown how it is possible to diminish even further the problem of state-space explosion, when searching for the compositions of two middleware architectures.

Additionally, we showed that it is possible to speed up the verification of the required property itself. This was done by running first the model-checker SPIN with a small timeout on the candidate compositions and then collecting those which could not be verified in that time and verifying them all together.

Finally, we should mention here something we hinted at in Chapter I. That is, we had stated there that composition of architectures can be used for debugging middleware components and discovering unexpected ways to use them. This exactly happened when we composed Fork-Merge with Encode-Decode. Some of the compositions obtained, shown separately in Figure V.13, have Encoders sending messages directly to the Merge component.



Figure V.13: Unexpected compositions for Fork-Merge & Encode-Decode

These compositions impose on the Merge component the task to merge two

encoded replies. This will only work if message encryption is a function that always gives the same output for the same input and all Server F-M replicas output exactly the same reply for a certain request, irrespective of previous inputs and the exact time they received the request. Apparently, this will not always be the case. In addition, the fact that Merge is receiving the data it needs in an encrypted form may seem unnatural to many software architects. Some may have even preferred to remove such compositions early on, through additional constraints. However, Abadi et al. in [1] show that there are cases where we do indeed need to process encrypted data. Therefore, we see a case where architects' intuition can be wrong and would have led architects to disregard some compositions, even though these could have been useful for certain systems. By providing an automated method for the composition of architectures, such unexpected compositions will be constructed and presented to the architects as well. As a matter of fact, architects should investigate in particular those of the structurally correct compositions, which are shown later to be invalid with respect to the required property. Sometimes, this may be just a consequence of a small error in one of the models of the architectural elements used. However, it can also be an indication of a more serious problem, that is, of models which were developed with only some of the possible uses of the element in mind and therefore restrict the possibility of reuse for these elements.



Figure V.11: Results for Encode-Decode \oplus Fork-Merge_L (Boxes denote middleware components and ellipses denote application components.)



Figure V.12: Results for Fork-Merge \oplus Encode-Decode

VI A UML Tool for Software Architectures

This chapter presents a UML-based environment for the construction and analysis of software architectures which has been developed in the Aster project ¹, see [95, 217]. It starts by offering the reasons for which we have decided to use UML as a modelling framework and then shows how one can use it to describe software architectures. Then we show how it can be used for composing middleware architectures.

VI.1 Why UML?

We have already seen in the introductory chapters that software architectures allow complex systems to be easily described at an abstract level. This helps both in comprehending the basic structure and functionality of such systems and to perform a number of quality analysis of these systems at an early stage. Thus, one can easily experiment with different architectural descriptions for a particular system, and obtain an early idea of its properties with respect to such qualities as the overall throughput, the reliability of the system, the degree of security, *etc.*.

Even though the industry has started to see the benefits from using such abstract descriptions in the development cycle (see for example [10, 89, 157, 194]), the architecture description languages proposed by academia have not been popular with industry. Rather, industry has been pushing towards the use of object-oriented modelling methodologies and, more specifically, towards the use of UML [205, 206]. A proliferation of tools and related experience has placed a big initial obstacle, which hinders a transfer to a different modelling language and set of tools, when these exist indeed. This is why the software

¹http://www-rocq.inria.fr/solidor/doc/doc.html

architecture community has been examining the possibility to use UML as a basis for describing software architectures.

VI.2 Software Architectures and UML

Some examples of using UML for describing software architectures can be found in [66, 81, 100, 134, 135, 143, 170, 178, 210]. As mentioned in these references, UML concepts do not always make a perfect match with the architectural ones. One such example is the concept of a component. In UML, a component corresponds to an executable software module, which is too restrictive for our purposes. For this reason, some researchers have considered UML to be inappropriate for describing software architectures.

Nevertheless, we have chosen a different approach. First of all, we have proceeded in an identification of UML modelling elements that bare enough similarities with the software architectural elements we wish to describe. Depending on the kind of analysis one wants to perform with an architecture, different options exist. For example, in the literature one can find an ADL component modelled by using one of the Class, Component, Package or Subsystem UML elements. Then, we have decided to not restrict ourselves to "vanilla" UML elements but make instead use of the UML extension mechanism where needed, to construct UML elements that provide a better match to ADL ones. This extension mechanism is none other than the *stereotypes*, through which we can define a new element by using an existing one as the basis and by adding to it additional constraints and semantics. Thus, it allows us to transform basic UML elements so that they closer match the modelling elements one needs when describing software architectures. Finally, we have striven to keep the extended UML elements we have constructed as general as possible. This goal was driven by our wish to be able to model the architectural elements as these are used in a multitude of different ADLs, instead of concentrating in just one of them. Therefore, it is possible to translate architectures described in different ADLs into UML and obtain architectural elements which are more specialised for particular application domains and frameworks. For example, one can specialise the elements we have defined to make them similar to those used by the C2 ADL [28, 202]. In this way the architectural style would become message-oriented, which is particularly useful for describing user-interfaces, among other things.

Before continuing, we first describe some of the UML modelling elements which can be used for describing software architectural elements. The most basic ones are the Class, Component, Package, Subsystem and Association

UML elements. The Class element is defined as "a description of a set of objects that share the same attributes, operations, methods, relationships, and semantics. A class may use a set of interfaces to specify collections of operations it provides to its environment." The Component element is "a reusable part that provides the physical packaging of model elements." The purpose of the Package construct is "to provide a general grouping mechanism. A package cannot be instantiated, thus it has no runtime semantics; in fact, its only semantics is to define a namespace for its contents. The package construct can be used for element organisation of any purpose; the criteria to use for grouping elements together into one package are not defined within UML." The Subsystem construct provides "a grouping mechanism with the possibility to specify the behaviour of the contents. A subsystem may or may not be instantiable. A non-instantiable subsystem merely defines a namespace for its contents." Finally, an Association defines "a semantic relationship between classifiers; the instances of an association are a set of tuples relating instances of the classifiers. Each tuple value may appear at most once." In the above definitions, we have also used the Classifier element. A Classifier is a mechanism that describes "behavioural and structural features, such as an interface, a class, a datatype and a component."

In the rest of this section we will present the particular UML definitions we are using for each software architecture element.

VI.2.1 Component in UML

As we have aforementioned, in the attempts to describe a software architecture with UML, components have been mapped to different modelling elements, such as Class, Component, Package, and Subsystem. We have already seen why the UML Component element is too restrictive compared to an ADL component. The Class element, which is another usual choice, does not offer all the modelling power we would like to provide either. This is because it does not fully support hierarchical definition of components. Even though a Class can be composite, consisting of a number of constituent classes, its specification does not allow it to contain the interrelationships among its constituents. Consequently, if we use a UML Class to map a *composite* ADL component, then we will be able to use the Class to describe the different constituents but not how these are connected together. To achieve the latter in UML, we would have to additionally define a UML Package containing the above Class and a static structure diagram showing how the constituents of the Class are connected together. However, packages cannot be instantiated or associated with other packages, hindering us from using them to describe even more complex components. For all these reasons, we have decided to use the UML Subsystem element for modelling an ADL component. In the UML meta-model, a Subsystem is defined as a subtype of both the UML Package and the UML Classifier [206]. Therefore, UML subsystems can be instantiated multiple times and associated with other subsystems. This makes them a natural choice for building upon them a modelling element which can be used as an ADL component.

Indeed, all we have to do to obtain such a modelling element is to augment the definition of the UML Subsystem with the additional property that it will provide and require a number of UML interfaces, to be used at the ports of an ADL component. The behaviour of the ports of the component is given using the variable portsProtocol of the ADLComponent and the behaviour of the component itself is given using the variable bodyProtocol. We have also added to the definition of the ADLComponent, a Boolean variable called composite. This variable, as its name suggests, will be true when a component is built from other components and connectors. In this case, the description of the interactions of these subcomponents is done with a UML collaboration diagram, as is usual with UML Subsystems [205, page 136]. A collaboration diagram in UML describes the interaction among instances of modelling elements. That is, it contains: (i) the instances of the components and connectors comprising the Subsystem, and, (ii) for each connector (which we describe with a UML association) a set of messages, which show the message sequence used for this connector to allow the connected elements to interact. Figure VI.1 shows the collaboration diagrams for the Encode-Decode and Fork-Merge architectures. ADLComponents are drawn with boxes and ADLConnectors (see next section) with lines, while messages exchanged through the ADLConnectors are drawn as directed arrows. The direction of the arrows defines which of the connector rôles is the sender and which is the recipient of the message. These additional properties can be expressed with the Object Constraint Language (OCL) of UML, a first-order logic notation for specifying constraints on UML models. Listing VI.1 presents the OcL definition of the ADLComponent stereotype and Figure VI.2 shows a component definition in UML. In that, we can see the ports (i.e., In,Out) defined for the Fork component, whether their interfaces are required or provided (provided and required respectively), as well as, the behaviour of the In port, expressed using PROMELA.

Listing VI.1: ADL Component definition in Ocl/UML

```
1 ADLComponent:
2 -- Additional Operations --
3 provides : Set(Interface)
4 provides = self.provision.client→ select(i | i.oclIsKindOf(Interface))
5
```



Figure VI.1: UML collaboration diagrams for Encode-Decode and Fork-Merge

```
6 requires : Set(Interface)
7 requires = self.requirement.supplier→ select(i | i.oclIsKindOf(Interface))
8
9 portsProtocol : Set(String)
10 portsProtocol = self.extendedElement.taggedValue→ select(tv |
11 tv.name = "PortsProtocol").value
12
13 bodyProtocol : String
14 bodyProtocol self.extendedElement.taggedValue→ select(tv |
15 tv.name = "BodyProtocol").value
16
17 composite : Boolean
18
```

19 -- Well-formedness Rules -20 self.baseClass = Subsystem and self.extendedElement.Instantiable = true

🚯 Rational Rose - Xcacm.mdl
<u>File Edit View Browse Report Query Tools Add-Ins Window H</u> elp
Class Diagram: Logical View / Fork
ABC
- Out
CADE Provides>>
< <adl component="">></adl>
ForkInterceptor
ADLComponent
Component name: ForkInterceptor
Port information
Interfaces Out Required
Cancel
Interface Name:In
Related component: ForkInterceptor
C Required inline In(In,m) { In ? m }
Frovided
Ok Delete Cancel
Class Diagr 🗗 🗆 🗙
For Help, press F1

Figure VI.2: A component definition using UML

Building upon the definition presented in Listing VI.1 we can define the behaviour of a component as an additional property Behaviour. In the same manner, we can assign to it other non-functional properties, such as its mean response time, the probability that the component correctly provides a service for a given duration, *etc.*. These will allow us to perform a number of different analyses on the architecture, such as using the behaviour descriptions to specify the requirements for the functional properties, verify that the architecture is deadlock-free, study its reliability/performance qualities at a higher level, *etc.*.

VI.2.2 Connector in UML

Since an ADL connector is an association among a number of ADL components which represents the interaction protocol used by them, a natural choice for specifying it in UML is by extending the UML Association element. We can then map a rôle of the connector to an association end of the Association. Each of these rôles are assigned an interface, which is none other but the interface of the specific port of the component which will assume the particular rôle. These interfaces will be either provided or required and it must always be the case that there exists a required interface matching a particular provided one and vice versa, for a given connector. The above can be described in OcL as shown in Listing VI.2.

So far, our discussion on connectors has concentrated on abstract connectors representing interaction protocols. However, these connectors will eventually have to be implemented as an assembly of components implementing the needed protocol. For example, an abstract CORBA connector can be seen as a combination of ORB functionality and basic CORBA services interacting through more primitive RPC connectors. Therefore, it is also necessary to support hierarchical definition of connectors as well. Unfortunately, a UML Association cannot be composed of other model elements. So, in order to define hierarchically composed connectors we must use another UML element called Refinement. A UML Refinement is defined as "a dependency where the clients are derived by the suppliers". The Refinement element is characterised by a property called mapping. The value of this property describes how the clients are derived by the supplier. Hence, to support hierarchically defined connectors, we define a stereotype base class of the standard UML Refinement element and then use it to define the mapping among the abstract connector and the composite component which gives a more concrete description of the connector. Listing VI.3 shows how to do this using OcL. Finally, Figure VI.3 shows how the Lossy FIFO connector is defined using UML. The figure shows the connector's two rôles (shown as +sender, +receiver), as well as, the behaviour of the Receiver rôle (shown as Role Protocol) and of the connector itself (shown as **Body Protocol**), expressed using PROMELA.

Listing VI.2: ADL Connector definition in Ocl/UML

```
ADLConnector:
2 -- Additional Operations --
3 interfaces : Set(Interface)
4 interfaces = self.extendedElement.taggedValue→ select(tv |
5 tv.name = "Interfaces").value
6
```

```
7 rolesProtocol : Set(String)
s rolesProtocol = self.extendedElement.taggedValue\rightarrow select(tv |
   tv.name = "RolesProtocol").value
9
10
n bodyProtocol : String
<sup>12</sup> bodyProtocol self.extendedElement.taggedValue\rightarrow select(tv |
   tv.name = "BodyProtocol").value
13
14
15 -- Well-formedness Rules --
16 self.baseClass = Association and
17 \text{ self} \rightarrow \text{ interfaces()} \rightarrow \text{ isNotEmpty()} and
_{18} self.extendedElement.allConnection\rightarrow forAll(ae |
    ae.type\rightarrow requires()\rightarrow exists(i | self.interfaces()\rightarrow includes(i) implies
19
   self.extendedElement.allConnection→ exists(ae' |
20
      ae'.type\rightarrow provides()\rightarrow includes(i)))) and
21
_{22} self.extendedElement.allConnection\rightarrow forAll(ae |
   ae.type\rightarrow provides()\rightarrow exists(i | self.interfaces()\rightarrow includes(i) implies
23
   self.extendedElement.allConnection→ exists(ae' |
24
     ae'.type→ requires()→ includes(i))))
25
```

Listing VI.3: ADL Connector Refinement in Ocl/UML

```
1 ADLConnectorRefinement:
2 -- Well-formedness Rules --
3 self.baseClass = Refinement and
4 self.extendedElement.client.oclIsKindOf(Association) and
5 self.extendedElement.supplier.oclIsKindOf(Subsystem) and
6 self.extendedElement.supplier.stereotype.oclIsKindOf(ADLComponent) and
7 self.extendedElement.supplier.stereotype.composite = true
```

VI.2.3 Configuration in UML

Given the aforementioned UML definitions for components and connectors, a configuration, *i.e.*, the specification of an assembly of components and connectors, is simply described using a UML Model. A UML Model element is defined as a "an abstraction of a modeled system specifying the system from a certain point of view and at a certain level of abstraction... the UML Model consists of a containment hierarchy where the topmost package represents the boundary of the modeled system". Therefore, we are describing a configuration with a UML Model. The containment hierarchy of this Model has as a top-most package a composite ADL component representing the overall architecture.

This definition of a configuration has been left under-specified on purpose,

🔇 Rational Rose - Xcacm
Eile Edit View Browse Report Query Iools Add-Ins Window Help
Real Class Diagram: Logical View / Lossy_FIFO
ABC ABC ABC ABC ABC ABC ABC ABC
ADLConnector ADLConnector Binding interfaces: send Update Association End Complete
Role Protocol
Body Protocol proctype Lossy_FIFO(receiver, sender){ mype m; do :: sender ? m ; receiver ! m od) Uk Quit
Class Diagr Image: Collaboratio Image: Collaboratio Image: Collaboratio

Figure VI.3: A connector definition using UML

so that it enables the description of any architectural configuration, as long as this complies with the well-formedness rules associated with the component and connector elements. This results from out concern of supporting the description of various architectural styles, as they are used in the different ADLs. Thus, one can introduce additional constraints specific to a particular style, through the definition of a corresponding extension of the ADL configuration element, possibly combined with extensions of the ADLComponent and ADLConnector elements.

VI.3 A UML-Based Environment for Composition of Middleware Architectures

Based on the above definitions of the basic architectural elements in UML, we have constructed a prototype add-in for a currently available UML modelling tool. This add-in provides the aforementioned software architecture related elements to the user of the tool, making it easier for people knowing object-oriented modelling techniques to describe architectures. Having incorporated the architectural descriptions in a UML environment has a number of additional advantages, beyond the fact that it is easier for people to describe architectures. For example, we can use the different possibilities offered by such a tool to easily implement tools for performing additional quantitative analyses, see [95, 217]. The current version of the add-in supports the ideas presented in the work on *Attribute-Based Architectural Styles* (ABAS) [105] and offers the possibility to perform performance and reliability analysis of a system using its architectural description.

We start this section by describing how we obtain the connection graphs from the initial middleware architectural descriptions in UML. These graphs are composed as described in Chapter V to obtain structurally correct compositions. Then, we use the PROMELA definitions of the architectural elements to construct models for each one of these compositions and verify with SPIN which ones indeed provide the required property P, as described in Section V.2.2.

VI.3.1 Constructing Structurally Valid Compositions in a UML Environment

To obtain the connection graphs of the initial middleware architectures, we have to verify first that the connectors used in the UML description are unidirectional. If a connector was bidirectional, then we would have a problem with constructing all the possible compositions. Assume as an example that we have a bidirectional connector between two components and we wish to secure their interaction. Then we would need to break up this interaction into two unidirectional ones, effectively obtaining the Encode-Decode architecture. Indeed, the Encode-Decode architecture shows how to secure a bidirectional connection between the Client and the Server components. However, we cannot automatically transform bidirectional connectors into two unidirectional ones, because then the PROMELA models describing the bidirectional connectors would be invalid. Thus, we constrain the collaboration diagrams used by the architect, to only allow unidirectional connectors. This is done with the OcL constraint shown in Listing VI.4. This constraint ensures that messages exchanged between two rôles are all in the same direction.

Listing VI.4: Ocl constraint for collaboration diagrams

```
self.interaction→ forAll(i |
    i.message→ forAll(m1 |
    not i.message→ exists(m2 |
    (m1.sender = m2.receiver) and (m1.receiver = m2.sender))))
```

After having verified that the collaboration diagrams contain only unidirectional connectors, we construct the structurally valid compositions of the initial middleware architectures by doing the following steps:

- (1) We construct the connection graphs for each architecture, *i.e.*, we parse their collaboration diagrams and do as follows:
 - (A) For each ADLComponent and ADLConnector *instance*, we create a node in the graph.

Taking the example shown in Figure VI.1, the graph for the Fork-Merge middleware architecture will contain the nodes Client, Fork, Server₁, Server₂, Server₃ and Merge for the ADLComponents and the nodes Client-Fork, Fork-Server₁, Fork-Server₂, Fork-Server₃, Server₁-Merge, Server₂-Merge, Server₃-Merge and Merge-Client for the ADLConnectors. These are shown in Figure VI.4.



Figure VI.4: Nodes in the connection graph of the Fork-Merge architecture (As always, application components are drawn with ellipses, middleware ones with boxes and connectors with circles.)

(B) We use the messages in the collaboration diagrams to infer the direction of the interaction taking place through the ADLConnectors. For example, in Figure VI.1, the connector Client-Fork between the Client and the Fork components is assigned a message with a direction from the Client component to the Fork one. Therefore, we can construct the directed edges (Client, Client-Fork) and (Client-Fork, Fork). Figure VI.5 shows the complete graph for the Fork-Merge middleware architecture.



Figure VI.5: The connection graph of the Fork-Merge architecture

- (2) We use the connection graphs of the middleware architectures, which we constructed in step (1), to construct the structurally valid compositions of them, as explained in Section V.3.
- (3) Having constructed the possible compositions, we then perform stage 2 (see Section IV.2.1.1), where we verify which ones of these indeed provide property P. To do so, we first construct the PROMELA models for the architectural elements.
 - (A) For each different ADLComponent *type* in a composition, we define:
 (i) a PROMELA *process type* corresponding to this ADLComponent type, using the behaviour given by the architect in the respective bodyProtocol variable, and (ii) PROMELA *procedures* for its ports, using the behaviours given by the architect in the respective port-sProtocol variable of the ADLComponent.

For each different ADLComponent *instance* in a composition, we instantiate a new PROMELA *process instance* of the process type to

which we have mapped the respective ADLComponent type.

- (B) For each different ADLConnector *type* in a composition, we define a new PROMELA *process type*, using the behaviour given in the bodyProtocol variable of the respective ADLConnector.Then, for each ADLConnector *instance* in a composition, we instance a new PROMELA *process instance* of the respective process type.
- (C) For each different composition, we construct a different <u>init</u> process, just as we did for the ACME architectural description in Section II.3.3. That is, the <u>init</u> process will initiate the different processes we have created for the instances of the ADLComponents and the ADLConnectors and pass to the processes of the connectors the appropriate PROMELA channels, used by the components they connect to communicate.
- (4) Finally, we use the PROMELA models of the compositions we have constructed in step (3), to verify which of the composed middleware architectures indeed provide the linear-time temporal property, P, which must be provided by the architect. This is done in the way described in Section V.2.2: We first run SPIN on each one of the models representing a composed architecture, with a timeout of a few minutes. Composed architectures which do not provide P, will be shown to be wrong very quickly. The ones, however, which do indeed provide P, will usually need a long time to be proved correct. Thus, those models which could not be verified in this limited time will very probably be correct. To certify this, we collect them and verify them all together without any time constraints. This, as we saw in Section V.2.2, can sometimes bring a very big speed-up for the verification.

VI.4 Conclusions

The UML-based environment for software architectures we have described in this chapter bridges software architectures with the object-oriented modelling methods currently used. It thus allows the vast majority of people who are already familiar with the latter to be introduced to software architectures and provides them with the possibility to use them with an industry accepted tool. Thus, we hope that we can help software architectures to be more widely used at industrial settings. We believe that such a wider use of software architectures will greatly help research as well, since problems identified through this use may pinpoint cases which have gone unnoticed so far by the academia. Introducing middleware architecture composition in this environment has exactly the same benefits. First, it allows a majority of architects to use the methods presented in this thesis, using an environment with which they are already familiar. Thus it allows architects to more easily compose middleware architectures in practise and investigate the different ways which exist for obtaining a multitude of non-functional properties for the systems they are designing. Then, it allows us to further test and refine our ideas, by having them applied on real-world examples.

We must, however, mention that UML is not a formal modelling language as it stands. Most parts of it are only informally or semi-formally defined and sometimes the relationships among various parts of it are not very clear. Some criticisms of UML can be found in [62, 75, 190, 191]. Nevertheless, there is an ongoing effort to formalise it. As an example, we can mention [99, 160, 161, 162] and the work of the pUML² group [55]. Producing a formal definition for UML can have a substantial effect on the quality of UML models, since it will allow a rigorous verification of the models and help in clarifying some of the cases where the current UML definition is not clear.

²http://www.cs.york.ac.uk/puml

VII Conclusions

In this thesis we have studied the problem of composing software architectures. That is, how it is possible to obtain a *new, complex* architecture by composing a number of *already existing, simpler* ones. Our work was particularly targeted towards *middleware* architectures, *i.e.*, software architectures which describe *complex connectors*. Complex connectors described by middleware architectures are used to provide to systems a number of *non-functional* properties, such as security, reliability, *etc.* or to allow systems built with different technologies to inter-operate. As computerised systems are becoming more and more a crucial part of our daily life and their complexity increases every day, such middleware architectures, in their turn, are becoming more and more important for their success or failure. However, such architectures are particularly difficult to construct.

The reasons for which middleware architectures are difficult to construct, is that a middleware architecture is expected to be highly reusable, so that we can use it to provide the same non-functional property to many different systems. At the same time, middleware has to be extremely robust, since all these systems are relying on its correct functioning. Designing highly reusable sub-systems, such as middleware architectures, is a particularly difficult task since architects must think of all possible uses such a sub-system might be put in and ensure that the sub-system will function properly in all of them. However, it is impossible to know beforehand how the sub-system will be used. The only thing that architects can do to ensure a high quality product is to design and implement it with rigorous methods, i.e., having clear formal descriptions of what the sub-system will provide and what assumptions they have made during its design and implementation. In this way, the final users will be able to verify that the assumptions made match indeed the use they wish to make of the middleware and that the properties it provides are those needed by the system they are designing. Additionally, existing middleware architectures support only a limited number of different non-functional properties. This means that currently software architects have to design new middleware architectures, for the new systems, which they wish to construct.

Currently, architects have no aid, automated or not, which could help them in the design of new middleware architectures.

When they have to design a new middleware architecture for providing multiple non-functional properties, architects have a big incentive in reusing already existing middleware in order to construct the new, more complex ones. However, this is not an easy task either. Architects have first to decide, for each one of the non-functional properties they need, which of the different existing middleware architectures they are going to use, since different middleware architectures exist for each non-functional property. Then, each one of these middleware architectures must be composed with each one of the middleware architectures providing the other non-functional properties. This is needed in order to search among the simpler architectures, for those which, once composed, provide the required properties in the best way for the particular system architects wish to design. So, architects have to investigate the many different compositions of all possible combinations among the different middleware architectures providing each non-functional property. Therefore, they are quickly faced with a very large set of possible cases, which they must explore.

For these reasons, we have concentrated upon middleware architectures, since the benefits from aiding their composition will greatly help decrease the time and cost needed for designing new systems. By being able to easily compose middleware architectures, we can also investigate how different middleware interact and find uses of them which were not considered during their design and thus are not supported. In this way, we can increase their degree of reuse and their robustness and decrease the high costs relating to maintaining and fixing such design oversights.

VII.1 Composing Middleware Architectures

In this thesis we have first of all shown how the problem of composing middleware architectures can be transformed into a model-checking one. Our first benefit of this is that it allows us to give a formal description to the problem. Therefore, we can now more easily understand composition itself, as well as, its complexity. We have seen in Chapter IV how one can create a model in SPIN's modeling language, PROMELA, using the behaviour models of the architectural elements of the middleware architectures we want to compose. We have also seen in the same chapter how architects can then use the property provided by the most basic middleware architecture, or an even weaker property, to express the fact that they are searching for compositions of the initial

architectures, providing this property.

The complexity of the composition problem being prohibitive for performing an exhaustive search among the different compositions, we have presented in Chapter V methods for constraining the search space. We have based these methods, upon the following heuristic: if we wish the architectural elements of the initial middleware architectures to provide the properties we require, then we will have to preserve the data-flows which existed among them in their initial architectures. To take again the Encode-Decode example used in Chapter V, in every composition of this middleware architecture with another one, Decoders should receive messages which were initiated from some Encoder, and not the other way round. The purpose of this heuristic is to essentially decrease as much as possible the possible compositions we can construct, so that their construction can be performed using realistic computational resources. As with any heuristic, we cannot prove that there will be no valid composition outside the search-space we are constructing with these constraints. The use of these constraints is simply an attempt to offer a practical method for obtaining some, if not all, of the solutions to the composition problem, which is impossible to solve exhaustively.

As explained in Chapter V, the constraints can be divided into two parts. In the first part, we demand that any composition constructed respects the data-flows present in the original middleware architectures. These data-flows are then used as a guide for automatically constructing just the compositions which are structurally correct, *i.e.*, which contain all the initial data-flows. In the second part, we take advantage of the different nature of the components comprising a middleware architecture. As we have seen, these can be either *middleware* components, *i.e.*, those implementing the mechanisms which eventually provide the required property, or *application* components, *i.e.*, those representing the parts of the system which will eventually use the middleware. The constraints we have introduced for this second part ensure that we will never send to the application components messages which initially were exchanged only among middleware components. In this way, we ensure that we construct compositions of middleware architectures which do not impose any additional constraints on the application, apart from those imposed by the initial architectures themselves. Therefore, we can expect to construct compositions which will be highly reusable themselves, just as the initial ones we started with. Using these constraints, we can quickly construct just the few compositions which are both structurally valid and offer a high enough degree of reusability to warrant further investments for their implementation.

Now that architects have an automated method for quickly composing middleware architectures, they can explore *all possible compositions* of different middleware architectures when searching for one providing a set of particular *non-functional* properties. They can *easily* identify them and analyse them with respect to a number of different properties, such as performance, reliability, cost, *etc.*. Therefore, we provide architects an *automated* method of *constructing* and subsequently *evaluating all possible compositions* of middleware architectures, to find the ones that *best match* the requirements of the particular system they wish to support with the composed middleware. So, now architects no longer have to rely upon their intuition for selecting the middleware architectures to compose and then for finding the composition itself. Apparently, the proposed method will *help ease the construction* of new, complex middleware architectures and *increase their quality*, since now all different possibilities will be *identified and carefully scrutinised* before selecting the best one.

VII.1.1 Assessing the Degree of Reusability of Middleware Architectures

The automated composition method we have presented can also be used by the creators of new middleware for *assessing the degree of reusability of their middleware at the early stage of its architectural conception*. They can do so by trying to compose it with other, already existing, middleware architectures and studying the possible compositions obtained. In this way, they can identify cases that should, but are not, working correctly when composed, or cases which they did not expect to work but work, nevertheless. They can even discover new possible uses of the middleware components, as was done for the Merge middleware component in Chapter V.

Therefore, they now have the possibility to identify design oversights and change the middleware architecture and the specifications of its various architectural elements *before* having started to implementing them, in order to provide a more *reusable and robust* solution. In this way, they can target a *larger market* and offer at the same time a *higher quality product*, since a lot of compatibility problems will have been found and removed early on in the product's life cycle. Such problems of unexpected incompatibilities can severely hinder a middleware solution, since middleware are supposed to be highly reusable by definition. If a compatibility problem is discovered after the middleware has been implemented, then changing it to remove the incompatibilities early on can *significantly decrease the costs for the maintenance of the middleware*.

VII.2 Open Issues and Future Directions

In this section we look upon some of the remaining open issues and future directions of this work. First of all, we should mention one point, which relates to the architectural styles that may be required by the architects. In some styles, components can only be connected to connectors and connectors cannot be connected to each other. However, our composition method will almost always produce such "malformed" compositions. This is because we have been treating connectors like components when constructing compositions, for the simple reason that they, as well, will be eventually constructed from some component(s). Thus, for the composition method presented herein, it is as if we only have components to connect. The connections among them are in turn assumed to represent simple message passing exchanges, which is the most basic connector to be used with distributed systems. However, connecting connectors directly can sometimes produce compositions which can obviously be optimised. For example, if we have constructed a composition where a lossy, FIFO connector is connected to a reliable, FIFO one, then we can obviously replace them by just the lossy connector. Certainly, what is obvious to a human, is not always easy to automate. Nevertheless, we could envisage a classification of simple connectors, which would allow us to construct rules stating how to substitute a number of connectors directly connected together by a single one. Apparently, this cannot be done for all kinds of connectors, since there will always be new connectors and we cannot know how to deal with them beforehand. In fact, our work shows exactly how to construct such new complex connectors. Nevertheless, we believe that being able to automatically treat most simple cases would help architects in most cases, especially when we are constructing many compositions.

VII.2.1 Multiple Instances of a Component

Another issue, which merits further investigation, is the case where the initial middleware architectures contain the same component, *e.g.*, a CORBA COS Trader, or a Data Base. Then, we cannot know *a priori* whether we must have a single copy of it in the compositions we construct, or keep all the different instances.

If they should be considered as the same instance, then we can use the architectural unification method proposed by Melton and Garlan in [137], which we presented in Section III.2.4. With it, we can automatically unify these instances to a single one. Nevertheless, there will be situations where we need to keep the multiple instances in the compositions.

Currently, when constructing the compositions, we assume that all different instances are needed. We then rely on architects to merge/unify the different instances into a single one, if only one must be present. If architects would provide us with this information beforehand, however, then we would have been able to reduce even further the number of possible compositions constructed. This is because we would have fewer components to compose, as well as additional structural constraints stemming from the unification of the different instances.

VII.2.2 Composition at Different Abstraction Levels

Another issue which merits further investigation is the level of abstraction of an architecture at which we will try to compose it. We have already seen that architectures are defined hierarchically, by giving at each layer a more detailed definition of the various components comprising it, possibly by breaking them up into more concrete (sub-)components and defining the interconnections of these finer detailed components. This means that we must choose an appropriate level of abstraction at which to perform the composition. Up to now, we have assumed that it is the architects who are responsible for choosing the abstraction level of the architectures they wish to compose. However, it does not make sense to compose at all abstraction levels. That is, at too finely defined architectures, our method will construct a lot of compositions, which are not valid in reality. This will happen because in such cases, there are architectural elements which *must* be considered as a whole and do no longer work, if we interpose other elements among them. Thus, it would be beneficial if the creators of each architecture marked the lowest levels at which composition can be performed. This, of course, can only be used as an aid, because it may well be the case that an architect wishes to consider an architectural description when composing, where some parts of it are described in more detail than others. Therefore, the tools we use for describing architectures should be able to produce architectural descriptions which cover multiple abstraction layers, hiding (or showing) the hierarchical definition of some parts of the system.

VII.2.3 Selecting a Composed Middleware Architecture for a System

Another issue which needs further investigation is how to help architects select among the many compositions of middleware architectures constructed. Even though the results obtained from the composition of two architectures are far fewer than theoretically expected, they are still numerous. They become even more so, if we consider the fact that architects have to investigate multiple solutions for each of the required properties. For example, they have to compose a number of different security middleware with a number of different fault-tolerant middleware, to ensure that they have indeed found the best solution for the particular system under design.

Therefore, in addition to the composition method, one needs aid in selecting among the possible results, the most promising ones for the requirements of a particular system. Here we will present some directions on how such a selection could be performed.

VII.2.3.1 Selection through Model-Checking

As we have already seen in chapter IV, model checking [31] is a very efficient and automatic method for removing compositions, which are not offering the required property. In sub-section IV.1.1, for example, we showed how one can perform a *coarse* selection by verifying a *weak* property, which every composition providing the required properties should *at least* provide as well. In this way, the number of candidate solutions can be diminished at a first stage. For the examples shown in chapter V, model checking helped us reduce the 118 initial candidate compositions down to 9 and it only took half an hour to do so.

Therefore, model checking should be seriously investigated by software architects and considered as a part of their day-to-day toolbox. Model checking has already been used in a number of different industrial projects and it has already shown its merits. However, practitioners often complain that it is difficult to construct useful abstractions for a system. This is indeed a problem, since to find good abstractions one needs a certain experience and knowledge of the underlying formal basis, as well as, of the implementation techniques themselves of the various model checking tools. To solve this problem, *i.e.*, the verification of more complicated (even infinite state) models, the model checking community has already produced work on automatic construction of abstracted models, see for example [14, 15, 34, 38, 63, 71, 78, 121, 181, 208]. These techniques allow a modeller to define a more concrete model of a system and then to automatically abstract it with respect to the particular property that should be verified, so as to obtain a smaller and easier to verify model. The SPIN model-checker implements a similar, albeit, weaker mechanism, called model slicing, which given a model and a property to be verified, identifies those parts of the model that cannot ever cause the property to change value. These parts are then removed automatically from the model before verifying the property, thus obtaining smaller models and speeding up the verification.

Another complaint of the practitioners is that modelling languages are not always easy to use. In this direction there has been some work on using real programming languages for describing models of systems, since these already provide easy mechanisms for things like data type inheritance and structuring, user-defined functions, *etc.*. Additionally, practitioners are already familiar with them, so they should not have to learn yet another language to use model checking methods and tools. Some pointers on this work can be found in [77] for using Java as a modelling language, or in [122] where the modelling language was Lisp. The hardware community has also looked into this matter, to see if they could replace high level design languages such as VHDL and Verilog with either C, C++ or Java, see [144, 172].

Since SPIN's modelling language, PROMELA, is looking like C and the aforementioned experiments on using real programming languages for describing models used SPIN and PROMELA as their base, SPIN was once again a natural choice. Compared to other modelling formalisms/languages, PROMELA is simple and C-like and there is experience at translating programming constructs into it. Compared to model-checkers using real programming languages for describing models, such as the Java PathFinder (see [13, 77]), SPIN is a mature tool and freely available.

VII.2.3.2 Selection through Graph Characteristics

Graph grammars [20, 48, 49, 180] is another possibility for quickly selecting among the different compositions constructed. If the architect is particularly interested in particular (sub)-structures, it is possible to describe these as rules using a graph grammar and then quickly search among the compositions for those containing the required structures.

However, we should warn here that such a selection can sometimes hide compositions which are unusual but, nevertheless, provide interesting properties. One such example is the composition of the Fork-Merge and Encode-Decode architectures shown in Figure VII.1. This composition imposes on the Merge component the task to merge two *encoded* replies. As we have already seen in chapter IV, this will only work if message encryption is a function that always gives the same output for the same input and all Server_F-M replicas output exactly the same reply for a certain request, irrespective of previous inputs and/or the exact time they received the request. Apparently, this will not always be the case. In addition, the fact that Merge is receiving the data it needs in an encrypted form may seem unnatural to many software architects,



Figure VII.1: An unexpected solution of Fork-Merge \oplus Encode-Decode,

which may wish to remove such compositions early on by defining relevant rules in some graph grammar. However, as Abadi *et al.* show in [1], there are cases where we may indeed need to process encrypted data. Therefore, we see one more case where our intuition is wrong and leads us to disregard some compositions even though these could have been useful for some system. One way to guard against such logical fallacies is to *document* the arguments which lead us to use particular rules for selecting among the different compositions and to try to provide reasons for which these arguments are indeed valid. For example, if we have used rules to disregard compositions where the Merge component is receiving encoded messages, then we should also document why we believe that such compositions would not work for the particular system we are trying to construct. If we cannot find such arguments, then we should be suspicious of the graph rules we are using for selection, since they could be disregarding perfectly valid compositions.

VII.2.3.3 Selection through Quantitative Analysis

As we have briefly mentioned in Chapter VI while discussing the UMLbased environment for describing and analysing software architectures, there are other kinds of analyses we can perform on architectures. Two of these that are already supported in the aforementioned environment are performance analysis and reliability analysis. So, if we are provided with data concerning the performance or the reliability aspects of the middleware components we have composed and of the application that will be using them, then we can perform such an analysis to see which of the different compositions provide the performance and/or reliability quality requirements of the overall system. Sometimes we can perform such an analysis a lot faster than *e.g.*, modelchecking some property on each composition. This, of course, depends on the particular components and system we have. For example, if all components are independent as far as faults are concerned, then we can calculate their overall reliability by evaluating a simple formula. If this is not the case, then we will have to use more complicated models and methods, *e.g.*, Markov-chains, which may demand substantial computational resources.

As before with the use of graph grammars, an architect should be cautious when using performance and/or reliability analysis. First of all, the performance/reliability data used for the various components should either be obtained through measurement/testing or be clearly documented as assumptions. In the latter case, reasons for the validity of these assumptions should be clearly documented as well. If one cannot find such reasons, then once again it may be the case that the assumptions are not valid and, therefore, the analyses we perform with them are not valid either.

VII.2.4 Composing Software Architectures in General

A final point which we must discuss is how the methods presented herein for composing middleware architectures relate to the composition of software architectures in general. We must note that, if we were able to freely compose middleware components together, it was because of their high degree of reusability. For example, the Fork component or the Encode one, can function correctly, in almost all cases, no matter which component uses them and what kind of messages it sends them. However, this is rather an exceptional case in software architectures. Indeed, we believe that, in the general case, components will impose strong requirements on the other components that wish to use them and on the messages they can receive. This greatly hinders our task, because now we must take into account the particular interfaces of the components before connecting them, to ensure their compatibility.

The solution presented initially by Moriconi *et al.* in [146, 147] and then partially automated by Melton and Garlan in [137], of unifying the same instances from the architectures we wish to compose, may prove more useful for the composition of software architectures in general. Of course, as we mentioned in Section III.2.1 and Section III.2.4 respectively, this solution has the problem that it is the architects who have to identify which are the same instances. If composition of software architectures is performed at a high enough abstraction level, as was done by Melton and Garlan in [137] where they were unifying whole sub-systems such as "User Interface", then it is rather easy to identify which instances are the same, since there are not many of them. At lower levels of abstraction, however, this can sometimes be quite difficult, due to the greater number of components one has to examine.
Bibliography

- Martín Abadi, Joan Feigenbaum, and Joe Kilian. On Hiding Information from an Oracle. *Journal of Computer and System Sciences*, 39(1):21–50, 1989. *Cited in page(s):* 97, 123
- [2] Martín Abadi and Leslie Lamport. Composing Specifications. ACM Transactions on Programming Languages and Systems, 15(1):73–132, January 1993. Also appeared as SRC Research Report 66. Cited in page(s): 42, 43
- [3] Martín Abadi and Leslie Lamport. Conjoining Specifications. ACM Transactions on Programming Languages and Systems, 17(3):507–534, May 1995. Also appeared as SRC Research Report 118. Cited in page(s): 43
- [4] Sudhir Aggarwal, Costas Courcoubetis, and Pierre Wolper. Adding Liveness Properties to Coupled Finite-State Machines. ACM Transactions on Programming Languages and Systems, 12(2):303–339, 1990. Cited in page(s): 23, 63
- [5] Perry Alexander. A Practical Semantics of Design Facet Interaction: A White Paper. [Online] Available from http://www.ittc.ku.edu/ Projects/rosetta/downloads/interaction.pdf [2001, August 7], September 2000. Cited in page(s): 52
- [6] Robert Allen and David Garlan. Formalizing Architectural Connection. In Proceedings of the Sixteenth International Conference on Software Engineering, pages 71–80, Sorrento, Italy, May 1994. Cited in page(s): 17 , 21, 27
- [7] Robert Allen and David Garlan. A Formal Basis for Architectural Connection. ACM Transactions on Software Engineering and Methodology, 6(3):213-249, July 1997. Also available from http://www.cs.cmu.edu/afs/cs.cmu.edu/project/

able/www/paper_abstracts/wright-tosem97.html. See also a follow-up article [8] with corrections. *Cited in page(s):* 17, 21, 27

- [8] Robert Allen and David Garlan. Errata: A Formal Basis for Architectural Connection. ACM Transactions on Software Engineering and Methodology, 7(3):333–334, July 1998. Cited in page(s): 126
- [9] Aspect-Oriented Software Development Web site. [Online] Available at http://www.aosd.net/ [2001, October 2], 2001. Cited in page(s): 55
- [10] Architecture Board ORMSC. Model Driven Architecture (MDA). [Online] Document number ormsc/01-07-01. Available at http://www.omg. org/cgi-bin/doc?ormsc/01-07-01.pdf [2001, August 7], July 2001. Cited in page(s): 5, 19, 101
- [11] Aster project. Aster project's Home Page, Solidor group, INRIA-Rocquencourt. [Online] Available at http://www-rocq.inria.fr/ solidor/work/aster.html [2001, February 2]., 2001. Cited in page(s): 136, 146, 149
- [12] Automated Reasoning System, ITC-IRST. NuSMV: a new symbolic model checker. [Online] Available at http://sra.itc.it/tools/nusmv/ [2001, May 18], May 2001. Cited in page(s): 25
- [13] Automated Software Engineering group, NASA Ames. Java PathFinder.
 [Online] Available at http://ase.arc.nasa.gov/jpf/ [2001, November 28], nov 2001. Cited in page(s): 122
- [14] Saddek Bensalem, Yassine Lakhnech, and Sam Owre. Computing Abstractions of Infinite State Systems Compositionally and Automatically. In Hu and Vardi [84], pages 319–331. Also available from http://www.csl.sri.com/papers/cav98/. Cited in page(s): 121
- [15] Saddek Bensalem, Yassine Lakhnech, and Sam Owre. InVeSt: A Tool for the Verification of Invariants. In Hu and Vardi [84], pages 505-510. Also available from http://citeseer.nj.nec.com/ bensalem98invest.html. *Cited in page(s):* 121
- [16] Jon Bentley, Donald Ervin Knuth, and M. D. McIlroy. Programming Pearls: A Literate Program. *Comm. ACM*, 29(6):471–483, June 1986. *Cited in page(s):* 55

- [17] Lodewijk Bergmans and Mehmet Aksits. Composing Crosscutting Concerns Using Composition Filters. *Comm. ACM*, 44(10):51–57, October 2001. *Cited in page(s):* 55
- [18] Philippe Besnard and Anthony Hunter. Quasi-Classical Logic: Non-Trivializable Classical Reasoning from Inconsistent Information. In Christine Froidevaux and Jurg Kohlas, editors, Proceedings of the EC-SQARU European Conference on Symbolic and Quantitive Approaches to Reasoning and Uncertainty, volume 946 of Lecture Notes in Computer Science, pages 44–51, Berlin, July 1995. Springer-Verlag. Also available from http://www.cs.ucl.ac.uk/staff/a.hunter/tosem. ps. Cited in page(s): 51
- [19] Nikolaj Bjørner, Anca Browne, Michael A. Colón, Bernd Finkbeiner, Zohar Manna, Henny B. Sipma, and Tomás E. Uribe. Verifying Temporal Properties of Reactive Systems: A STeP Tutorial. *Formal Methods in System Design*, 16(3):227–270, June 2000. Also available from http://www-step.stanford.edu/papers/fmsd00.html. *Cited in page(s):* 25, 43
- [20] D. Blostein and A. Schürr. Computing with Graphs and Graph Transformations. Software – Practice and Experience, 29(3):197–217, March 1999. Cited in page(s): 122
- [21] Jonathan Bowen and Victoria Stavridou. Safety-Critical Systems, Formal Methods and Standards. *IEE/BCS Software Engineering Journal*, 8(4):189-209, July 1993. Also available from http://www.afm.sbu. ac.uk/safety/bib.html. Its revised bibliography is also available from the same URL. *Cited in page(s):* 4
- [22] Alan W. Brown and Kurt C. Wallnau. The current state of CBSE. *IEEE* Software, 15(5):37–46, September/October 1998. Cited in page(s): 7
- [23] Anca Browne, Henny Sipma, and Ting Zhang. Linking STeP with SPIN. In SPIN-7 [196], pages 181-186. Also available from http://netlib.bell-labs.com/netlib/spin/ws00/ program2000.html. Cited in page(s): 25
- [24] R. E. Bryant. Symbolic Manipulation of Boolean Functions Using a Graphical Representation. In *Proceedings of the 22nd ACM/IEEE Design Automation Conference*, pages 688–694, Los Alamitos, Ca., USA, June 1985. IEEE Computer Society Press. *Cited in page(s):* 24

- [25] R. E. Bryant. Binary Decision Diagrams and Beyond: Enabling Technologies for Formal Verification. In *IEEE/ACM International Conference* on Computer Aided Design, pages 236–245, Los Alamitos, Ca., USA, November 1995. IEEE Computer Society Press. Cited in page(s): 24
- [26] Martin Büchi and Wolfgang Weck. A Plea for Grey-Box Components. In Gary T. Leavens and Murali Sitaraman, editors, Proceedings of the First Workshop on the Foundations of Component-Based Systems, Zurich, Switzerland, September 26 1997, pages 39–49, September 1997. Also available at http://www.cs.iastate.edu/~leavens/ FoCBS/index.html. Cited in page(s): 8
- [27] J. R. Burch, E. M. Clarke, K. L. McMillan, D. L. Dill, and L. J. Hwang. Symbolic Model Checking: 10²⁰ States and Beyond. *Information and Computation*, 98(2):142–170, June 1992. *Cited in page(s):* 24
- [28] C2 project. C2 project's Home Page, Software Architecture Research group, University of California, Irvine. [Online] Available at http: //www.ics.uci.edu/pub/arch/c2.html [2001, March 26]., 2001. *Cited in page(s):* 21, 102
- [29] A. Cimatti, E. Clarke, F. Giunchiglia, and M. Roveri. NuSMV: A New Symbolic Model Verifier. In Proc. 11th International Computer Aided Verification Conference, pages 495–499, 1999. Cited in page(s): 25
- [30] Edmund Clarke, Orna Grumberg, Somesh Jha, Yuan Lu, and Helmut Veith. Counterexample-Guided Abstraction Refinement. In Emerson and Sistla [53], pages 154–169. *Cited in page(s):* 23
- [31] Edmund M. Clarke, Jr., Orna Grumberg, and Doron A. Peled. Model Checking. MIT Press, Cambridge, MA, 2000. Cited in page(s): 22, 23, 24, 41, 66, 121, 156
- [32] Paul C. Clements. From Subroutines to Subsystems: Component-Based Software Development. The American Programmer, 8(11), November 1995. Also available from http://www.sei.cmu.edu/ publications/articles/cb-sw-dev.html. This journal is now called "The Journal of Information Technology Management", and can be found at http://www.cutter.com/itjournal. Cited in page(s): 7
- [33] Yvonne Coady, Gregor Kiczales, Mike Feeley, Norm Hutchinson, and Joon Suan Ong. Structuring Operating System Aspects. *Comm. ACM*, 44(10):79–82, October 2001. *Cited in page(s):* 55

- [34] Michael A. Colón and Tomás E. Uribe. Generating Finite-State Abstractions of Reactive Systems Using Decision Procedures. In Hu and Vardi [84], pages 293-304. Also available from http://theory. stanford.edu/~uribe/papers/cu-cav98.ps.Z. Cited in page(s): 121
- [35] Gregory R. Crane, editor. The Perseus Project. [Online] Available at http://www.perseus.tufts.edu/ [2001, February 2], February 2001. Cited in page(s): 138
- [36] S. J. Creese and A. W. Roscoe. Verifying an infinite family of inductions simultaneously using data independence and FDR. In FORTE/PSTV [61]. Also available from the Concurrency Research Group's publication web page at Oxford University Computing Laboratory http://web.comlab.ox.ac.uk/oucl/research/areas/ concurrency/publications.html. *Cited in page(s):* 23
- [37] Dennis Dams, Rob Gerth, Stefan Leue, and Mieke Massink, editors. Theoretical and Practical Aspects of SPIN Model Checking - 5th and 6th International SPIN Workshops, volume 1680 of Lecture Notes in Computer Science, Trento, Italy & Toulouse, France, July & September 1999. Springer-Verlag. Also available from http://link.springer.de/ link/service/series/0558/. Cited in page(s): 132, 134, 146
- [38] Dennis René Dams. Abstract Interpretation and Partition Refinement for Model Checking. PhD thesis, Eindhoven University of Technology, P.O. Box 513, 5600 MB Eindhoven, The Netherlands, July 1996. Cited in page(s): 121
- [39] Darwin system. Darwin system's Home Page, Distributed Software Engineering Research group, Imperial College, London. [Online] Available at http://www-dse.doc.ic.ac.uk/research/Darwin/ [2001, March 27]., 2001. Cited in page(s): 13, 21
- [40] Edsger W. Dijkstra. EWD648: "Why is software so expensive?" An explanation to the hardware designer. Published as [42], 1977. *Cited in page(s):* 3
- [41] Edsger W. Dijkstra. EWD690: The pragmatic engineer versus the scientific designer. Circulated privately. Available from http://www.cs. utexas.edu/users/EWD/, November 1978. Cited in page(s): 3
- [42] Edsger W. Dijkstra. "Why is software so expensive?" An explanation to the hardware designer. In *Selected Writings on Computing: A Personal*

Perspective, pages 338–348. Springer-Verlag, 1982. *Cited in page(s):* 129

- [43] Distributed Software Engineering Group. Labelled Transition System Analyser (LTSA). [Online] Available at http://www.doc.ic.ac. uk/~jnm/book/ltsa/LTSA.html [2001, September 26], September 2001. Cited in page(s): 24
- [44] Distributed Software Engineering Group. The TRACTA page. [Online] Available at http://www.doc.ic.ac.uk/~dg1/tracta[2001, September 26], September 2001. Cited in page(s): 24, 133
- [45] Patrick Donohoe, editor. Proceedings of the First Working IFIP Conference on Software Architecture (WICSA-1), San Antonio, Texas, February 1999.
 Kluwer Academic Publishers Group. Cited in page(s): 137, 145
- [46] Bruno Dutertre and Steve Schneider. Using a PVS Embedding of CSP to Verify Authentication Protocols. In Elsa L. Gunter and Amy Felty, editors, *Theorem Proving in Higher Order Logics: 10th International Conference. TPHOLs'97*, number 1275 in Lecture Notes in Computer Science, pages 121–136, Murray Hill, NJ, August 1997. Springer-Verlag. Also available from http://www.sdl.sri.com/papers/ tphols97/. Cited in page(s): 23
- [47] Steve Easterbrook, Anthony Finkelstein, Jeff Kramer, and Bashar Nuseibeh. Co-ordinating distributed ViewPoints: the anatomy of a consistency check. Technical Report 333, School of Cognitive and Computing Sciences, University of Sussex, UK, 1994. *Cited in page(s):* 51
- [48] Hartmut Ehrig, Gregor Engels, Hans-Jörg Kreowski, and Grzegorz Rozenberg, editors. Handbook of Graph Grammars and Computing by Graph Transformation, volume 2 - Applications, Languages and Tools. World scientific, 1999. Cited in page(s): 122
- [49] Hartmut Ehrig, Gregor Engels, Hans-Jörg Kreowski, and Grzegorz Rozenberg, editors. Handbook of Graph Grammars and Computing by Graph Transformation, volume 3 - Concurrency, Parallelism and Distribution. World scientific, 1999. Cited in page(s): 122
- [50] Tzilla Elrad, Mehmet Aksits, Gregor Kiczales, Karl Lieberherr, and Harold Ossher. Discussing Aspects of AOP. *Comm. ACM*, 44(10):33– 38, October 2001. *Cited in page(s):* 55

- [51] Tzilla Elrad, Robert E. Filman, and Atef Bader. Aspect-Oriented Programming. Comm. ACM, 44(10):29–32, October 2001. Cited in page(s): 55
- [52] E. Allen Emerson and Joseph Y. Halpern. "Sometimes" and "Not Never" Revisited: On Branching versus Linear Time Temporal Logic. *Journal of the ACM*, 33(1):151–178, January 1986. *Cited in page(s):* 24
- [53] E. Allen Emerson and A. Prasad Sistla, editors. Computer Aided Verification - 12th International conference, CAV 2000, volume 1855 of Lecture Notes in Computer Science, Chicago, IL, USA, July 2000. Springer-Verlag. Cited in page(s): 128
- [54] Andy Evans, Stuart Kent, and Bran Selic, editors. Proceedings of UML'2000 - The Unified Modeling Language: Advancing the Standard, volume 1939 of Lecture Notes in Computer Science, York, UK, October 2000. Springer-Verlag. Cited in page(s): 132, 136, 143, 149
- [55] Andy S. Evans and Stuart Kent. Core Meta-Modelling Semantics of UML: The pUML Approach. In B. Rumpe and R. B. France, editors, 2nd International Conference on the Unified Modeling Language, volume 1723 of Lecture Notes in Computer Science, Colorado, 1999. Springer-Verlag. Also available from http://www.cs.york.ac.uk/puml/ publications.html. Cited in page(s): 114
- [56] A. Finkelstein, J. Kramer, B. Nuseibeh, L. Finkelstein, and M. Goedicke. Viewpoints: A framework for integrating multiple perspectives in systems development. *International Journal of Software Engineering and Knowledge Engineering*, 1(2):31–58, 1992. *Cited in page(s):* 51
- [57] Anthony Finkelstein and Ian Sommerville. The Viewpoints FAQ. Software Engineering Journal: Special Issue on Viewpoints for Software Engineering, 11(1):2-4, 1996. Also available from http://citeseer.nj.nec.com/3946.html. Cited in page(s): 48
- [58] Anthony C. W. Finkelstein, Dov M. Gabbay, Anthony Hunter, Jeff Kramer, and Bashar Nuseibeh. Inconsistency handling in multiperspective specifications. *IEEE Transactions on Software Engineering*, 20(8):569–578, August 1994. *Cited in page(s):* 51
- [59] Formal Methods group, CMU. Formal Methods Model Checking. [Online] Available at http://www.cs.cmu.edu/~modelcheck [2001, May 18], May 2001. Cited in page(s): 25

- [60] Formal Systems (Europe) Ltd. FDR2. [Online] Available at http:// www.formal.demon.co.uk/FDR2.html [2001, May 18], May 2001. Cited in page(s): 24
- [61] Formal Description Techniques for Distributed Systems and Communication Protocols and Protocol Specification, Testing and Verification (FORTE/PSTV'99), Beijing, China, October 1999. Cited in page(s): 129
- [62] P. Fradet, D. Le Métayer, and M. Périn. Consistency checking for multiple view software architectures. In O. Nierstrasz and M. Lemoine, editors, *Proceedings of the joint 7th European Software Engineering Conference (ESEC) and 7th ACM SIGSOFT International Symposium on the Foundations of Software Engineering (FSE-7)*, number 1687 in Lecture Notes in Computer Science, pages 410–428, Toulouse, France, September 1999. Springer-Verlag. Also available from ftp://ftp.irisa. fr/local/lande/. Cited in page(s): 49, 50, 114
- [63] Maria-del-Mar Gallardo and Pedro Merino. A Framework for Automatic Construction of Abstract Promela Models. In Dams et al. [37], pages 184–199. *Cited in page(s):* 23, 25, 121
- [64] D. Garlan, R. Allen, and J. Ockerbloom. Architectural Mismatch or Why it's Hard to Build Systems out of Existing Parts. In Proceedings of the 17th International Conference on Software Engineering, pages 179–185, April 1995. Also available from http://www.cs.cmu.edu/afs/cs.cmu.edu/project/able/ www/paper_abstracts/archmismatch-icse17.html. Cited in page(s): 7, 10
- [65] David Garlan. Software Architecture: a Roadmap. In ICSE Future of SE Track, pages 91-101, 2000. Also available from http://citeseer. nj.nec.com/garlan00software.html. Cited in page(s): 13
- [66] David Garlan and Andrew J. Kompanek. Reconciling the Needs of Architectural Description with Object-Modeling Notations. In Evans et al.[54], pages 498–512. *Cited in page(s):* 102
- [67] David Garlan, Robert T. Monroe, and David Wile. ACME: An Architecture Description Interchange Language. In Proceedings of CASCON'97, pages 169-183, Toronto, Ontario, November 1997. Also available from http://www.cs.cmu.edu/afs/cs.cmu.edu/project/able/ www/paper_abstracts/acme-esec97.html. Conference URL: http://cas.ibm.com/archives/1997. Cited in page(s): 21, 26

- [68] David Garlan, John Mark Ockerbloom, and Dave Wile. Towards an ADL Toolkit. http://www.cs.cmu.edu/~acme/adltk/, April 2000. Cited in page(s): 21
- [69] Dimitra Giannakopoulou, Jeff Kramer, and Shing Chi Cheung. Analysing the Behaviour of Distributed Systems using Tracta. *Journal of Automated Software Engineering, special issue on Automated Analysis of Software*, 6(1):7–35, January 1999. Also available from [44]. *Cited in page(s):* 24
- [70] Patrice Godefroid and Pierre Wolper. A Partial Approach to Model Checking. Information and Computation, 110(2):305–328, May 1994. Cited in page(s): 22
- [71] Susanne Graf and Hassen Saidi. Construction of Abstract State Graphs with PVS. In O. Grumberg, editor, Proceedings of the 9th International Conference on Computer Aided Verification (CAV'97), volume 1254, pages 72-83. Springer-Verlag, 1997. Also available from http: //citeseer.nj.nec.com/graf97construction.html. Cited in page(s): 121
- [72] Jeff Gray, Ted Bapty, Sandeep Neema, and James Tuck. Handling Crosscutting Constraints in Domain-Specific Modeling. Comm. ACM, 44(10):87-93, October 2001. Cited in page(s): 55
- [73] David Harel. Statecharts: A Visual Formalism for Complex Systems. Science of Computer Programming, 8(3):231-274, June 1987. Also available from http://www.wisdom.weizmann.ac.il/~harel. Cited in page(s): 24
- [74] David Harel and Amnon Naamad. The Statemate Semantics of Statecharts. ACM Transactions on Software Engineering and Methodology, 5(4):293-333, October 1996. Also available from http://citeseer. nj.nec.com/harel96statemate.html. Cited in page(s): 24
- [75] David Harel and Bernhard Rumpe. Modeling Languages: Syntax, Semantics and All That Stuff. Technical Report MCS00-16, The Weizmann Institute of Science, Rehovot, Israel, August 2000. Also available from http://www4.informatik.tu-muenchen.de/papers/ HR00.html. Cited in page(s): 114
- [76] John Harrison. A Machine-Checked Theory of Floating Point Arithmetic. In Y. Bertot, G. Dowek, A. Hirschowitz, C. Paulin, and L. Théry, editors, 12th International Conference, Theorem Proving in Higher Order

Logics (TPHOLs'99), volume 1690 of Lecture Notes in Computer Science, pages 113–130, Nice, France, September 1999. Springer-Verlag. Cited in page(s): 4

- [77] Klaus Havelund and Jens Ulrik Shakkebæk. Applying Model Checking in Java Verification. In Dams et al. [37], pages 216– 231. See also, http://netlib.bell-labs.com/netlib/spin/ ws99b/ug090076.pdf. Cited in page(s): 23, 25, 122
- [78] Klaus Havelund and Natarajan Shankar. Experiments in Theorem Proving and Model Checking for Protocol Verification. In Marie-Claude Gaudel and Jim Woodcock, editors, FME'96: Industrial Benefit and Advances in Formal Methods, pages 662–681, 1996. Also available from http://citeseer.nj.nec.com/248384.html. Cited in page(s): 121
- [79] Scott Henninger. An Evolutionary approach to Constructing effective software reuse repositories. *ACM Transactions on Software Engineering and Methodology*, 6(2):111–140, April 1997. *Cited in page(s):* 8
- [80] C. A. R. Hoare. Communicating Sequential Processes. series in Computer Science. Prentice-Hall, Englewood Cliffs, N.J., 1985. Cited in page(s): 22, 24
- [81] C. Hofmeister, R.L. Nord, and D. Soni. Describing Software Architecture with UML. In Proceedings of the 1st Working IFIP Conference on Software Architecture (WICSA1), pages 145–159, San Antonio, TX, February 1999. IFIP. Also available from http://citeseer.nj.nec.com/ hofmeister99describing.html. Cited in page(s): 21, 102
- [82] Gerard J. Holzmann. Design and Validation of Computer Protocols. Prentice-Hall, Englewood Cliffs, N.J., 1991. Also available from http://cm.bell-labs.com/cm/cs/what/spin/Doc/ Book91.html. Cited in page(s): 22, 23, 24
- [83] Gerard J. Holzmann. The Spin Model Checker. IEEE Transactions on Software Engineering, 23(5):279-295, May 1997. Also available from http://cm.bell-labs.com/cm/cs/who/gerard/gz/ ieee97.ps.gz. Cited in page(s): 22, 24
- [84] Alan J. Hu and Moshe Y. Vardi, editors. Computer-Aided Verification (CAV'98), Lecture Notes in Computer Science, Vancouver, Canada, JuneJuly 1998. Springer-Verlag. Cited in page(s): 126, 129

- [85] Anthony Hunter. Reasoning with Conflicting Information using Quasi-Classical Logic. Journal of Logic and Computation (in press), 2000. Also available from http://www.cs.ucl.ac.uk/staff/A. Hunter/qcj.ps. Cited in page(s): 51
- [86] Anthony Hunter and Bashar Nuseibeh. Managing Inconsistent Specifications: Reasoning, Analysis and Action. ACM Transactions on Software Engineering and Methodology, 7(4):335–367, October 1998. Also available from http://www.cs.ucl.ac.uk/staff/a.hunter/tosem. ps. Cited in page(s): 51
- [87] I-Logix, Inc. Statemate MAGNUM. [Online] Available at http://www. ilogix.com/products/magnum [2001, September 26], September 2001. Cited in page(s): 24
- [88] IBM Corporation. MQSeries Version 5. [Online] Available at http:// www-4.ibm.com/software/ts/mqseries/v5/ [2000, March 4], March 2000. Cited in page(s): 7, 21
- [89] IEEE AWG. IEEE Recommended Practice for Architectural Description of Software-Intensive Systems (IEEE Std 1471, ANSI/IEEE Std 1471-2000). IEEE Computer Society Press, 2000. In August 2001, ANSI Board of Standards Review (BSR) approved it as an American National Standard and it is now designated ANSI/IEEE Std 1471-2000. The site of the IEEE Architecture Working Group can be found at http://www.pithecanthropus.com/~awg/. Cited in page(s): 4 , 48, 101
- [90] ISAW98 Proceedings of the 3rd International Software Architecture Workshop, Orlando, FL, USA, November 1998. Cited in page(s): 136
- [91] ISO. ISO WWW site. [Online] Available at http://www.iso.ch [2001, June 19], 2001. Cited in page(s): 135, 136
- [92] ISO/IEC. Reference Model for Open Distributed Processing Part 1. Overview. Technical Report ISO 10746-1/ITU-T X.901, ISO/IEC, 1995. ISO WWW site: see [91]. IEC WWW site: see [97]. Also available from ftp://ftp.dstc.edu.au/pub/DSTC/arch/RM-ODP/ PDFdocs/part1.pdf. Cited in page(s): 48
- [93] ISO/IEC. Reference Model for Open Distributed Processing Part 2. Foundations. Technical Report ISO 10746-2/ITU-T X.902, ISO/IEC, 1995. ISO WWW site: see [91]. IEC WWW site: see [97]. Also available from ftp://ftp.dstc.edu.au/pub/DSTC/arch/RM-ODP/ PDFdocs/part2.is.pdf. Cited in page(s): 48

- [94] ISO/IEC. Reference Model for Open Distributed Processing Part 3. Architecture. Technical Report ISO 10746-3/ITU-T X.903, ISO/IEC, 1995. ISO WWW site: see [91]. IEC WWW site: see [97]. Also available from ftp://ftp.dstc.edu.au/pub/DSTC/arch/RM-ODP/ PDFdocs/part3.pdf. Cited in page(s): 48
- [95] Valérie Issarny, Christos Kloukinas, and Apostolos Zarras. Systematic Aid in the Development of Middleware Architectures. *Comm. ACM*, June 2002. *Cited in page(s):* 21, 101, 110
- [96] Valérie Issarny, Titos Saridakis, and Apostolos Zarras. Multi-View Description of Software Architectures. In ISAW [90], pages 81–84. Also available from [11]. *Cited in page(s):* 52
- [97] ITU. ITU WWW site. [Online] Available at http://www.itu.int [2001, June 19], 2001. Cited in page(s): 135, 136
- [98] Michael Jackson and Pamela Zave. Distributed Feature Composition: A Virtual Architecture for Telecommunications Services. *IEEE Transactions on Software Engineering*, 24(10):831-847, October 1998. Also available from http://www.research.att.com/~pamela/ tse.pdf. *Cited in page(s):* 47
- [99] Cliff B. Jones. A π -calculus Semantics for an Object-Based Design Notation. In Eike Best, editor, *CONCUR'93 - 4th International Conference on Concurrency Theory*, volume 715 of *Lecture Notes in Computer Science*, pages 158–172, Hildesheim, Germany, August 1993. Springer-Verlag. *Cited in page(s):* 114
- [100] Mohamed Mancona Kandé and Alfred Strohmeier. Towards a UML Profile for Software Architecture Descriptions. In Evans et al. [54], pages 513–527. Cited in page(s): 102
- [101] Rick Kazman, Philippe Kruchten, Chris Verhoef, and Hans van Vliet, editors. Working IEEE/IFIP Conference on Software Architecture (WICSA2001), Amsterdam, The Netherlands, August 2001. IEEE Computer Society. Cited in page(s): 137, 147
- [102] Yonit Kesten, Amit Klein, Amir Pnueli, and Gil Raanan. A Perfecto Verification: Combining Model Checking with Deductive Analysis to Verify Real-Life Software. In Wing et al. [212], pages 173–194. *Cited in page(s)*: 23, 43

- [103] Gregor Kiczales, Erik Hilsdale, Jim Hugunin, Mik Kersten, Jeffrey Palm, and William Griswold. Getting started with ASPECTJ. Comm. ACM, 44(10):59–65, October 2001. Cited in page(s): 55
- [104] H. Kilov, B. Rumpe, and I. Simmonds, editors. Behavioral Specifications of Businesses and Systems. Kluwer Academic Publishers Group, Dordrecht, The Netherlands, 1999. Cited in page(s): 147
- [105] M. Klein, R. Kazman, L. Bass, S. J. Carriere, M. Barbacci, and H. Lipson. Attribute-Based Architectural Styles. In Donohoe [45], pages 225–243. *Cited in page(s):* 110
- [106] Christos Kloukinas and Valérie Issarny. Automating the Composition of Middleware Configurations. In Proceedings of the 15th IEEE International Conference on Automated Software Engineering (ASE-2000), pages 241–244, Grenoble, France, September 2000. Also available from http://www-rocq.inria.fr/solidor/doc/doc.html. Cited in page(s): 91
- [107] Christos Kloukinas and Valérie Issarny. SPIN-ning Software Architectures: A Method for Exploring Complex Systems. In Kazman et al. [101], pages 67-76. Also available from http://www-rocq.inria. fr/solidor/doc/doc.html. *Cited in page(s):* 59
- [108] Donald Ervin Knuth. *The T_EXbook*, volume A of *Computers and Typesetting*. Addison-Wesley, 1986. *Cited in page(s):* 55
- [109] Donald Ervin Knuth. *T_EX: The Program*, volume B of *Computers and Typesetting*. Addison-Wesley, 1986. *Cited in page(s):* 55
- [110] Donald Ervin Knuth. Literate Programming. Number 27 in CSLI Lecture Notes. Stanford University Center for the Study of Language and Information - CSLI, Leland Stanford Junior University, 1992. ISBN 0-937073-80-6. Cited in page(s): 55
- [111] G. Kotonya and I. Sommerville. Viewpoints for requirements definition. IEE/BCS Software Engineering Journal, 7(6):375–387, November 1992. Cited in page(s): 48
- [112] David Krieger and Richard M. Adler. The Emergence of Distributed Component Platforms. *Computer*, 31(3):43–53, March 1998. *Cited in* page(s): 7

- [113] Philippe Kruchten, editor. 1st ICSE Workshop on Describing Software Architecture with UML, in conjunction with the 23rd International Conference on Software Engineering, Toronto, Canada, May 15 2001. Also available from http://www.rational.com/events/ ICSE2001/ICSEwkshp/. Cited in page(s): 149
- [114] Philippe B. Kruchten. The 4 + 1 View Model of Architecture. IEEE Software, 12(6):42-50, November 1995. Also available from http://www.rational.com/uml/resources/whitepapers/ dynamic.jtmpl?doc key=350. Cited in page(s): 49, 50
- [115] Julio Cesar Sampaio do Prado Leite and Peter A. Freeman. Requirements Validation Through Viewpoint Resolution. *IEEE Transactions* on Software Engineering, 17(12):1253–1269, December 1991. Cited in page(s): 48
- [116] Henry George Liddell, Robert Scott, and Henry Stuart Jones. Liddell-Scott-Jones Lexicon of Classical Greek. [Online] Available at the Perseus project [35] at http://perseus.csad.ox.ac.uk/ cgi-bin/resolveform [2001, February 2], February 2001. Cited in page(s): 14, 16
- [117] Karl Lieberherr, Doug Orleans, and Johan Ovlinger. Aspect-Oriented Programming with Adaptive Methods. *Comm. ACM*, 44(10):39–41, October 2001. *Cited in page(s):* 55
- [118] Johan Lilius and Iván Porres Paltor. The Semantics of UML State Machines. Technical Report 273, Turku Centre for Computer Science, TUCS, Lemminkäisenkatu 14, FIN-20520 Turku, Finland, May 1999. ISBN 952-12-0446-X, ISSN 1239-1891. Also available from http://www.tucs.abo.fi/publications/techreports/ TR273.html. Cited in page(s): 25
- [119] Johan Lilius and Iván Porres Paltor. vUML: a Tool for Verifying UML Models. Technical Report 272, Turku Centre for Computer Science, TUCS, Lemminkäisenkatu 14, FIN-20520 Turku, Finland, May 1999. ISBN 952-12-0445-1, ISSN 1239-1891. Also available from http://www.tucs.abo.fi/publications/techreports/ TR272.html. Cited in page(s): 25
- [120] Johan Lilius, Iván Porres Paltor, and Henri Sara. vUML WWW site. [Online] Available at http://www.abo.fi/~iporres/vUML [2001, August 13], 2001. Cited in page(s): 25

- [121] Claire Loiseaux, Susanne Graf, Joseph Sifakis, Ahmed Bouajjani, and Saddek Bensalem. Property Preserving Abstractions for the Verification of Concurrent Systems. Formal Methods in System Design, 6(1):11– 44, January 1995. Also available from http://www-verimag.imag. fr/~sifakis/RECH/PTY_PR/paper.ps. Cited in page(s): 121
- [122] Michael Lowry, Klaus Havelund, and John Penix. Verification and Validation of AI Systems that Control Deep-Space Spacecraft. In Zbigniew W. Raś and Andrzej Skowron, editors, Foundations of Intelligent Systems - Tenth International Symposium on Methodologies for Intelligent Systems (ISMIS-97), volume 1325 of Lecture Notes in Artificial Intelligence, pages 35-47, Charlotte, North Carolina, October 1997. Springer-Verlag. Also available from http://ase.arc.nasa.gov/ docs/vandv.html. Cited in page(s): 25, 122
- [123] D. C. Luckham, J. Kenney, L. Augustin, J. Verra, D. Bryan, and W. Mann. Specification and Analysis of System Architecture Using Rapide. *IEEE Transactions on Software Engineering*, 21(4):336–355, April 1995. *Cited in page(s):* 21
- [124] D. C. Luckham and J. Vera. An Event-Based Architecture Definition Language. *IEEE Transactions on Software Engineering*, 21(9):717–734, September 1995. *Cited in page(s):* 21
- [125] David C. Luckham, James Vera, Doug Bryan, Larry Augustin, and Frank Belz. Partial Orderings of Event Sets and Their Application to Prototyping Concurrent, Timed Systems. *Journal of Systems and Software*, 21(3):253–265, June 1993. *Cited in page(s):* 22
- [126] Merriam-Webster's Collegiate Dictionary. [Online] Available at http: //www.m-w.com/dictionary.htm [2001, March 20], 2001. Cited in page(s): 15
- [127] J. Magee, N. Dulay, and J. Kramer. Structuring Parallel and Distributed Programs. Software Engineering Journal, 8(2):73–82, March 1993. Cited in page(s): 13, 21
- [128] J. Magee and J. Kramer. Dynamic Structure in Software Architecture. In Proceedings of the ACM SIGSOFT'96: Fourth Symposium on the Foundations of Software Engineering (FSE4), pages 3–14, San Francisco, CA, October 1996. Cited in page(s): 13, 21

- [129] Zohar Manna and Amir Pnueli. Completing the temporal picture. Theoretical Computer Science, 83(1):97-130, 1991. Also available from http://citeseer.nj.nec.com/manna91completing. html. Cited in page(s): 43, 156
- [130] K. L. McMillan. Getting started with SMV. [Online] Available from http://www-cad.eecs.berkeley.edu/~kenmcmil/ tutorial.ps [2001, March 26], March 1999. Cited in page(s): 22 , 23, 24
- [131] Kenneth L. McMillan. Circular compositional reasoning about liveness. [Online] Available at http://citeseer.nj.nec.com/ mcmillan99circular.html [2001, May 20], February 1999. Cited in page(s): 43
- [132] Kenneth L. McMillan. Verification of Infinite State Systems by Compositional Model Checking. In L. Pierre and T. Kropf, editors, Conference on Correct Hardware Design and Verification Methods (CHARME'99), volume 1703 of Lecture Notes in Computer Science, pages 219–233. Springer-Verlag, February 1999. Also available from http: //citeseer.nj.nec.com/mcmillan99verification.html. Cited in page(s): 43
- [133] Kenneth L. McMillan, Shaz Qadeer, and James B. Saxe. Induction in Compositional Model Checking. In Computer Aided Verification, pages 312-327, 2000. Also available from http://citeseer.nj.nec. com/mcmillan00induction.html. Cited in page(s): 43
- [134] N. Medvidovic and D. S. Rosenblum. Assessing the suitability of a standard design method for modeling software architecture. In P. Donohe, editor, Software Architecture (Proc. of WICSA'1), pages 161–182. Kluwer Academic Publishers Group, 1999. Also available from http:// citeseer.nj.nec.com/medvidovic99assessing.html. Cited in page(s): 21, 102
- [135] N. Medvidovic and D.S. Rosenblum. Assessing the Suitability of a Standard Design Method. In P. Donohe, editor, *Proceedings of the 1st Working Conference on Software Architecture*, pages 161–182. IFIP, 1999. *Cited in page(s):* 21, 102
- [136] Nenad Medvidovic and Richard N. Taylor. A Classification and Comparison Framework for Software Architecture Description Languages. *IEEE Transactions on Software Engineering*, 20(1):70–93, Jan-

uary 2000. Also available from http://citeseer.nj.nec.com/ medvidovic96classification.html. *Cited in page(s):* 21

- [137] Ralph Melton and David Garlan. Architectural Unification. In Proceedings of CASCON'97, Ontario, Canada, November 1997. Also available from http://www.cs.cmu.edu/afs/cs.cmu.edu/project/ able/www/paper_abstracts/unification.html. Cited in page(s): 53, 119, 124
- [138] Norman Meyrowitz, editor. Object-Oriented Programming Systems, Languages and Applications, OOPSLA'89, New Orleans, LA USA, October2–6 1989. ACM Press. Cited in page(s): 149
- [139] Microsoft Corporation. COM : Technical Overview. [Online] Available at http://www.microsoft.com/com/wpaper/ [2001, March 14], March 2001. Cited in page(s): 7
- [140] Microsoft Corporation. DCOM : Technical Overview. [Online] Available at http://www.microsoft.com/com/wpaper/ [2001, March 14], March 2001. Cited in page(s): 7
- [141] William Milam and Alongkrit Chutinan. Model Composition and Analysis Challenge Problems. [Online] Available from http://vehicle.me.berkeley.edu/mobies/papers/model_ composition_challenge.pdf [2001, January 11], January 2001. *Cited in page(s):* 56
- [142] Lynette I. Millet and Tim Teitelbaum. Slicing Promela and its Applications to Model Checking, Simulation, and Protocol Understanding. In 4th International SPIN Workshop, pages 70–78, Paris, France, November 1998. Also available from http://netlib.bell-labs.com/ netlib/spin/ws98. Cited in page(s): 23, 25
- [143] Robert T. Monroe, Andrew Kompanek, Ralph Melton, and David Garlan. Architectural Styles, Design Patterns, and Objects. *IEEE Software*, 14(1):43-52, January 1997. Also available from http://www.cs.cmu.edu/afs/cs.cmu.edu/project/able/ www/paper_abstracts/ObjPatternsArch-ieee.html. *Cited in* page(s): 21, 102
- [144] Gabe Moretti. Get a handle on design languages. EDN, Electrical design news, 45(12):60-72, July 2000. Also available from http: //www.ednmag.com/reg/06052000/12cs.htm. Cited in page(s): 122

- [145] M. Moriconi and R. A. Riemenschneider. Introduction to SADL 1.0. Technical Report 97-01, SRI Computer Science Laboratory, March 1997. *Cited in page(s):* 21
- [146] Mark Moriconi and Xiaolei Qian. Correctness and Composition of Software Architectures. In Proceedings of ACM SIGSOFT '94: Symposium on Foundations of Software Engineering, volume 19 (5) of ACM SIGSOFT Software Engineering Notes, pages 164–174, New Orleans, Louisiana, December 1994. Cited in page(s): 22, 44, 124
- [147] Mark Moriconi, Xiaolei Qian, and R. A. Riemenschneider. Correct Architecture Refinement. *IEEE Transactions on Software Engineering*, 21(4):356-372, April 1995. Also available from http://www.sdl. sri.com/papers/tse95/. *Cited in page(s):* 22, 44, 124
- [148] Thomas J. Mowbray. Will the Real Architecture Please Sit Down? Component Strategies, December 1998. Also available at the site of the IEEE Architecture Working Group at http://www.pithecanthropus. com/~awg/mobray.html. Cited in page(s): 8
- [149] Gail C. Murphy, Robert J. Walker, Elisa L. A. Baniassad, Martin P. Robillard, Albert Lai, and Mik A. Kersten Kersten. Does Aspect-Oriented Programming Work? *Comm. ACM*, 44(10):75–77, October 2001. *Cited in page(s):* 55
- [150] Paniti Netinant, Tzilla Elrad, and Mohamed E. Fayad. A Layered Approach to Building Open Aspect-Oriented Systems. Comm. ACM, 44(10):83–85, October 2001. Cited in page(s): 55
- [151] Oscar Nierstrasz, Simon Gibbs, and Dennis Tsichritzis. Component-Oriented Software Development. *Comm. ACM*, 35(9):160–165, September 1992. *Cited in page(s):* 7
- [152] Oscar Nierstrasz and Theo Dirk Meijler. Research Directions in Software Composition. ACM Computing Surveys, 27(2):262–264, June 1995. Cited in page(s): 8
- [153] Bashar Nuseibeh, Jeff Kramer, and Anthony Finkelstein. A Framework for Expressing the Relationships Between Multiple Views in Requirements Specification. *IEEE Transactions on Software Engineering*, 20(10):760–773, October 1994. Also available from http://www-dse. doc.ic.ac.uk/~ban/pubs/tse94.icse.pdf. *Cited in page(s):* 48

- [154] Bashar Nuseibeh, Jeff Kramer, and Anthony Finkelstein. A framework for expressing the relationships between multiple views in requirements specification. *IEEE Transactions on Software Engineering*, 20(10):760– 773, October 1994. *Cited in page(s):* 51
- [155] Object Management Group. The Common Object Request Broker: Architecture and Specification - Revision 2.3.1. [Online] Available at http://cgi.omg.org/library/c2indx.html [2001, March 14], October 1999. Document formal/99-10-07. Cited in page(s): 7
- [156] Object Management Group. CORBA Services. [Online] Available at http://www.omg.org/technology/documents/formal/ corba_services_available_electro.htm[2001, March 14], October 2000. Cited in page(s): 7
- [157] Object Management Group. Model Driven Architecture. [Online] Available at http://www.omg.org/mda/ [2001, August 7], August 2001. *Cited in page(s):* 5, 19, 101
- [158] John O'Leary, Xudong Zhao, Rob Gerth, and Carl-Johan H. Seger. Formally Verifying IEEE Compliance of Floating-Point Hardware. Intel Technology Journal, 1st quarter, 1999. Also available from http://developer.intel.com/technology/itj/q11999/ articles/art_5.htm. Cited in page(s): 4
- [159] Harold Ossher and Peri Tarr. Using Multidimensional Separation of Concerns to (re)shape Evolving Software. *Comm. ACM*, 44(10):43–50, October 2001. *Cited in page(s):* 55
- [160] Gunnar Övergaard. Formal Specification of Object-Oriented Modelling Concepts. PhD thesis, Department of Teleinformatics, Royal Institute of Technology in Stockholm, Stockholm, Sweden, October 2000. Also available from http://www.it.kth.se/~gunnaro/thesis/. Cited in page(s): 114
- [161] Gunnar Övergaard. Interacting Subsystems in UML. In Evans et al. [54], pages 359–368. Also available from http://www.it.kth.se/ ~gunnaro/pub/uml00.ps. Cited in page(s): 114
- [162] Gunnar Övergaard. Using the BOOM Framework for Formal Specification of the UML. In Proceedings of Defining Precise Semantics for UML, ECOOP'2000 workshop, 2000. Also available from http: //www.it.kth.se/~gunnaro/pub/dps00.ps. Cited in page(s): 114

- [163] J. Andrés Díaz Pace and Marcelo R. Campo. Analyzing the Role of Aspects in Software Design. Comm. ACM, 44(10):66–73, October 2001. Cited in page(s): 55
- [164] Richard F. Paige. A Meta-Method for Formal Method Integration. In John Fitzgerald, Cliff B. Jones, and Peter Lucas, editors, FME'97: Industrial Applications and Strengthened Foundations of Formal Methods (Proc. 4th Intl. Symposium of Formal Methods Europe), volume 1313 of Lecture Notes in Computer Science, pages 473–494, Graz, Austria, September 1997. Springer-Verlag. Also available from http://citeseer. nj.nec.com/paige97metamethod.html or from [168]. Cited in page(s): 52
- [165] Richard F. Paige. Comparing Extended Z with a Heterogeneous Z Notation for Reasoning about Time and Space. In Proc. Eleventh International Conference of Z Users (ZUM'98), volume 1493 of Lecture Notes in Computer Science, pages 214–232, Berlin, Germany, September 1998. Springer-Verlag. Also available from [168]. Cited in page(s): 52
- [166] Richard F. Paige. Heterogeneous Notations for Pure Formal Method Integration. Formal Aspects of Computing, 10(3):233-242, June 1998. Also available from http://link.springer.de/link/service/ journals/00165/tocs/t8010003.htm or from [168]. Cited in page(s): 52
- [167] Richard Freeman Paige. Formal Method Integration via Heterogeneous Notations. PhD thesis, Graduate Department of Computer Science, University of Toronto, November 1997. Also available from http: //citeseer.nj.nec.com/paige97formal.html or from [168]. Cited in page(s): 52
- [168] Richard Freeman Paige. Personal homepage. [Online] Available at http://www-users.cs.york.ac.uk/~paige/ [2001, September 11], September 2001. Cited in page(s): 144
- [169] POPL86 13th ACM Symposium on Principles of Programming Languages, St. Petersburg Beach, FL, USA, January 1986. Cited in page(s): 149
- [170] Cécile Péraire, Robert A. Riemenschneider, and Victoria Stavridou. Integrating the Unified Modeling Language with an Architecture Description Language. In OOPSLA'99 Workshop on Rigorous Modeling and Analysis with the UML: Challenges and Limitations, Denver, Colorado, November 1999. Also available from http://citeseer.nj.nec. com/324507.html. Cited in page(s): 21, 102

- [171] Graham Priest and Koji Tanaka. Logic, Paraconsistent. Stanford Encyclopedia of Philosophy, available from http://plato.stanford.edu/archives/spr1999/entries/logic-paraconsistent/, March 1999. The current version of the encyclopedia can be found at http://setis.library.usyd.edu.au/stanford/. Cited in page(s): 51
- [172] Graham Prophet. System-level design languages: to C or not to C? EDN, Electrical design news, 44(21):42-52, October 1999. Also available from http://www.ednmag.com/reg/1999/101499/21ecs. htm. Cited in page(s): 122
- [173] The PVS Specification and Verification System. [Online] Available from http://pvs.csl.sri.com/ [2001, March 26], 2001. Cited in page(s): 23
- [174] Rapide Design Team. Guide to the Rapide 1.0 Language Reference Manuals. Available from the Rapide project's Home Page [175], July 1997. *Cited in page(s):* 22
- [175] Rapide project. Rapide project's Home Page, Computer Systems Laboratory, Stanford University. [Online] Available at http://pavg. stanford.edu/rapide/ [2001, March 26]., 2001. Cited in page(s): 21, 145
- [176] REACT Research Group. The Stanford Temporal Prover. [Online] Available at http://www-step.stanford.edu/ [2001, June 11], June 2001. Cited in page(s): 25
- [177] R. A. Riemenschneider. Checking the Correctness of Architectural Transformation Steps via Proof-Carrying Architectures. In Donohoe [45], pages 65-81. Also available from http://www.csl.sri.com/ dsa/publis/pca.ps.gz. Cited in page(s): 22
- [178] J. E. Robbins, N. Medvidovic, D. F. Redmiles, and D. S. Rosenblum. Integrating architecture description languages with a standard design method. In *Proceedings of the 20th International Conference on Software Engineering (ICSE'98)*, pages 209–218, 1998. *Cited in page(s):* 21, 102
- [179] A. W. Roscoe and P. J. Broadfoot. Proving security protocols with model checkers by data independence techniques. *Journal of Computer Security, Special Issue CSFW11*, page 147, July 1999. Also available from the Concurrency Research Group's publication web page at Oxford University Computing Laboratory http://web.comlab.ox.ac.uk/oucl/

research/areas/concurrency/publications.html. Cited in
page(s): 23

- [180] Grzegorz Rozenberg, editor. Handbook of Graph Grammars and Computing by Graph Transformation, volume 1 - Foundations. World scientific, 1997. Cited in page(s): 122
- [181] John Rushby. Integrated Formal Verification: Using Model Checking with Automated Abstraction, Invariant Generation, and Theorem Proving. In Dams et al. [37], pages 1–11. *Cited in page(s)*: 23, 25, 121
- [182] John Rushby. Mechanized Formal Methods: Where Next? In Wing et al. [212], pages 48–51. *Cited in page(s)*: 23
- [183] SADL project. SADL project's Home Page, System Design Laboratory, SRI International. [Online] Available at http://www.sdl.sri.com/ [2001, March 26]., 2001. Cited in page(s): 21
- [184] Titos Saridakis. Robust Development of Dependable Software Systemes. PhD thesis, Université de Rennes 1, Campus Universitaire de Beaulieu, Rennes, 35042 France, March 1999. Also available from [11]. Cited in page(s): 8
- [185] Natarajan Shankar. Combining Theorem Proving and Model Checking through Symbolic Analysis. In International Conference on Concurrency Theory (CONCUR 2000), pages 1–16, 2000. Also available from http: //citeseer.nj.nec.com/shankar00combining.html. Cited in page(s): 43
- [186] M. Shaw, R. Deline, and G. Zelesnik. Abstractions and Implementations for Architectural Connections. In *Third International Conference on Configurable Distributed Systems*, Annapolis, Maryland, May 1996. Also available from http://www.cs.cmu.edu/afs/cs/project/vit/ www/paper abstracts/ArchCxn.html. *Cited in page(s):* 21
- [187] Mary Shaw, Robert DeLine, Daniel Klein, Theodore Ross, David Young, and Gregory Zelesnik. Abstractions for Software Architecture and Tools to Support Them. *IEEE Transactions on Software Engineering*, 21(4):314-335, April 1995. Also available from http://www.cs.cmu.edu/afs/cs.cmu.edu/project/ vit/www/paper abstracts/UniCon.html. *Cited in page(s):*21
- [188] Mary Shaw and David Garlan. Software Architecture: Perspectives on an Emerging Discipline. Prentice-Hall Engineering, Science and Math, Englewood Cliffs, N.J., April 1996. Cited in page(s): 4

- [189] J. Sifakis. Integration, the Price of Success Extended Abstract. In Wing et al. [212], pages 52–55. *Cited in page(s)*: 23, 43
- [190] Anthony J. H. Simons and Ian Graham. 37 Things that Don't Work in Object-Oriented Modelling with UML. In H. Kilov and B. Rumpe, editors, 2nd. ECOOP Workshop on Precise Behavioural Semantics, pages 209-232, 1998. Also available at http://www.dcs.shef.ac.uk/ ~ajhs/papers/uml37thg.ps. Cited in page(s): 18, 114
- [191] Anthony J. H. Simons and Ian Graham. 30 Things that go wrong in object modelling with UML 1.3, chapter 17, pages 237–257. In Kilov et al. [104], 1999. Cited in page(s): 18, 114
- [192] SLDL organisation. Rosetta web page. [Online] Available at http:// www.sldl.org/ [2001, August 20], 2001. Cited in page(s): 52
- [193] SMV Model Checker. [Online] Available from http://www-cad. eecs.berkeley.edu/~kenmcmil/smv/ [2001, March 26], 2001. Cited in page(s): 23, 24
- [194] Richard Soley and the OMG Staff Strategy Group. Model Driven Architecture. [Online] Available at ftp://ftp.omg.org/pub/docs/omg/ 00-11-05.pdf [2001, August 7], November 2000. Cited in page(s): 5 , 19, 101
- [195] SPIN98 4th International SPIN Workshop, Paris, France, November 1998. Also available from http://netlib.bell-labs.com/ netlib/spin/ws98. Cited in page(s): 149
- [196] 7th International SPIN Workshop, volume 1885 of Lecture Notes in Computer Science, Stanford University, USA, August/September 2000. Springer-Verlag. Also available from http://netlib.bell-labs. com/netlib/spin/ws00/program2000.html. Cited in page(s): 127
- [197] SPIN's Home Page. URL: http://netlib.bell-labs.com/ netlib/spin/whatispin.html, 2000. Cited in page(s): 24, 25, 69
- [198] Bridget Spitznagel and David Garlan. A Compositional Approach for Constructing Connectors. In Kazman et al. [101], pages 148–157. *Cited in page(s):* 54, 56, 60, 62

- [199] Bernhard Steffen, Tiziana Margaria, and Michael von der Beeck. Automatic Synthesis of Linear Process Models from Temporal Constraints: An Incremental Approach. In Proceedings of the AAS'97, ACM/SIG-PLAN Int. Workshop on Automated Analysis of Software (affiliated to POPL'97), pages 127-141, Paris, France, January 1997. Also available from http://citeseer.nj.nec.com/410440.html. Cited in page(s): 57, 59
- [200] Gregory T. Sullivan. Aspect-Oriented Programming Using Reflection and Metaobject Protocols. Comm. ACM, 44(10):95–97, October 2001. Cited in page(s): 55
- [201] SUN Microsystems. Enterprise JavaBeans Technology. [Online] Available at http://java.sun.com/products/ejb [2001, March 14], March 2001. Cited in page(s): 7
- [202] R. N. Taylor, N. Medvidovic, K. Anderson, E. J. Whitehead, K. A. Nies, P. Oreizy, and D. Dubrow. A Component and Message-based Architectural Style for GUI Software. *IEEE Transactions on Software Engineering*, 22(6):390–406, 1996. *Cited in page(s):* 21, 102
- [203] Stavros Tripakis and Costas Courcoubetis. Extending Promela and Spin for Real Time. In Tools and Algorithms for the Construction and Analysis of Systems, TACAS'96, volume 1055 of Lecture Notes in Computer Science, Passau, Germany, 1996. Also available from http://www-verimag.imag.fr/PEOPLE/ Stavros.Tripakis/rtspinTACAS96.ps.gz. Cited in page(s): 25
- [204] Stavros Tripakis. Automated Module Composition. [Online] Available from http://vehicle.me.berkeley.edu/mobies/papers/ amc.pdf [2001, June 11], June 2001. Cited in page(s): 56, 60, 80
- [205] UML RTF. UML Semantics, version 1.1. [Online] Document ad/97-08-04., September 1997. Available at http://www.omg.org/uml/[2000, June 3]. Cited in page(s): 101, 104
- [206] UML RTF. OMG Unified Modeling Language Specification, version 1.3.
 [Online] Document ad/99-06-08. OMG UML v. 1.3 is the UML RTF's (Revision Task Force) proposed final revision., June 1999. Available at http://www.omg.org/uml/ [2000, June 3]. Cited in page(s): 18, 21, 49, 101, 104
- [207] UniCon system's Home Page, CMU. [Online] Available at http://www.cs.cmu.edu/~UniCon/ [2001, March 27]., 2001. Cited in page(s): 21

- [208] Mandana Vaziri and Gerard Holzmann. Automatic Generation of Invariants in SPIN. In SPIN [195], pages 124–133. Also available from http://netlib.bell-labs.com/netlib/spin/ws98. Cited in page(s): 23, 25, 121
- [209] Willem Visser and Howard Barringer. CTL* Model Checking for SPIN. In SPIN [195], pages 32-51. Also available from http://netlib. bell-labs.com/netlib/spin/ws98. Cited in page(s): 25, 66
- [210] Thomas Weigert, David Garlan, John Knapman, Birger Møller-Pedersen, and Bran Selic. Modeling of Architectures with UML - Panel. In Evans et al. [54], pages 556–569. *Cited in page(s):* 102
- [211] D. Wile. AML: an Architecture Meta-Language. In Proceedings of the IEEE International Conference on Automated Software Engineering (ASE), 1999. Cited in page(s): 21
- [212] J. M. Wing, J. Woodcock, and J. Davies, editors. FM'99 Formal Methods: World Congress on Formal Methods in the Development of Computing Systems, Vol. I, number 1708 in Lecture Notes in Computer Science, Toulouse, France, September 1999. Cited in page(s): 136, 146, 147
- [213] Rebecca Wirfs-Brock and Brian Wilkerson. Object-Oriented Design: A Responsibility-Driven Approach. In Meyrowitz [138], pages 71–75. *Cited in page(s):* 18
- [214] Pierre Wolper. Expressing Interesting Properties of Programs in Propositional Temporal Logic (extended abstract). In POPL86 [169], pages 184–193. Cited in page(s): 23, 63, 65
- [215] Apostolos Zarras. Systematic Customization of Middleware. PhD thesis, Université de Rennes 1, Campus Universitaire de Beaulieu, Rennes, 35042 France, March 2000. Also available from [11]. Cited in page(s): 8
- [216] Apostolos Zarras and Valérie Issarny. Assessing Software Reliability at the Architectural Level. In Proceedings of the 4th International Software Architecture Workshop, Limerick, Ireland, June 2000. Cited in page(s): 13
- [217] Apostolos Zarras, Valérie Issarny, Christos Kloukinas, and Viet Khoi Nguyen. A Base UML Extension for Architecture Description. In Kruchten [113], pages 22–26. Also available from http://www-rocq. inria.fr/~kloukina/publications/icse01.pdf. Cited in page(s): 21, 101, 110

- [218] Pamela Zave. An Experiment in Feature Engineering. In Essays by the Members of the IFIP Technical Committee 2, Working Group 2.3 on Programming Methodology, Springer-Verlag (to appear). Also available from http://www.research.att.com/~pamela/wg23.pdf. Cited in page(s): 47
- [219] Pamela Zave. Secrets of Call Forwarding: A Specification Case Study. In Gregor von Bochmann, Rachida Dssouli, and Omar Rafiq, editors, Formal Description Techniques VIII, (Proceedings of the Eighth International IFIP Conference on Formal Description Techniques for Distributed Systems and Communication Protocols, ISBN 0-412-73270-X), pages 153– 168. Chapman & Hall, January 1996. Cited in page(s): 47
- [220] Pamela Zave. "Calls Considered Harmful" and Other Observations: A Tutorial on Telephony. In Services and Visualization: Towards User-Friendly Design, volume 1385 of Lecture Notes in Computer Science, pages 8-27. Springer-Verlag, 1998. Also available from http://www. research.att.com/~pamela/cch.pdf. Cited in page(s): 46
- [221] Pamela Zave. An Architecture for Three Challenging Features. In IPTEL2001, Second IP Telephony Workshop (to appear), 2001. Also available from http://www.research.att.com/~pamela/ three.pdf. Cited in page(s): 47
- [222] Pamela Zave. Feature-Oriented Description, Formal Methods, and DFC. In S. Gilmore and M. Ryan, editors, FIREworks Workshop on Language Constructs for Describing Features, pages 11-26. Springer-Verlag, 2001. Also available from http://www.research.att. com/~pamela/fire.pdf. Cited in page(s): 47
- [223] Pamela Zave. Requirements for Evolving Systems: A Telecommunications Perspective. In RE'01 Fifth IEEE International Symposium on Requirements Engineering (to appear), August 2001. Also available from http://www.research.att.com/~pamela/re1.pdf. Cited in page(s): 47
- [224] Pamela Zave and Michael Jackson. Where Do Operations Come From? A Multiparadigm Specification Technique. IEEE Transactions on Software Engineering, 22(7):508-528, July 1996. Also available from http://www.research.att.com/~pamela/wdo.ps or from http://citeseer.nj.nec.com/zave96where.html. Cited in page(s): 52

- [225] Pamela Zave and Michael Jackson. A Component-Based Approach to Telecommunication Software. *IEEE Software*, 15(5):70-78, September/October 1998. Also available from http://www.research. att.com/~pamela/cbs.ps. *Cited in page(s):* 46
- [226] Pamela Zave and Michael Jackson. DFC modifications II: Protocol extensions. AT&T Technical Memorandum., November 1999. Available from http://www.research.att.com/~pamela/x2.pdf. Cited in page(s): 47
- [227] Pamela Zave and Michael Jackson. DFC modifications I (Version 2): Routing extensions. AT&T Technical Memorandum., January 2000. Available from http://www.research.att.com/~pamela/ x1.pdf. Cited in page(s): 47

Part II

Appendices

A Operators of Temporal Logic

Table A.1 shows the operators of temporal logic used in this document, and Table A.2 shows some properties of these.Of the future operators, the basic ones are the *next* operator ($\bigcirc p$), which states that p will hold at the next state and the *until* operator (p U q), which states that p holds until the first time that q holds and that q must indeed hold eventually.

Respectively, the basic past operators are the *previously* operator $(\ominus p)$, which states that p held at the previous state and the *since* operator $(p \ S q)$, which states that there was some state in the past where q held and p has been holding continually in all states after that one, the current one included.

Table A.2 shows exactly how to obtain the other future and past operators, based on the basic future and past operators.

Table 1.1. The temporal logic operators								
Future Operators					Past Operators			
$\bigcirc p$	Next p (also $\mathcal{X}p$)			$\ominus p$	Previously p			
$p \mathcal{U} q$	p Until q			$p \mathcal{S} q$	p Since q			
$\Box p$	Henceforth p (also $\mathcal{G}p$)			$\square p$	So-far p			
$\Diamond p$	Eventually p (also $\mathcal{F}p$)			$ \diamondsuit p$	Once <i>p</i>			
$p \mathcal{W} q$	<i>p</i> Waiting-for/Unless/Weak Until <i>q</i>			$p \mathcal{B} q$	p Back-to/Weak Since q			
$q \mathcal{R} p$	q Releases p							
		I	Branch operate	ors				
		Ep	Exists a bran	$\mathbf{lch} \cdot p$				
		Ap	Forall branch	\mathbf{nes} . p				

Table A.1: The temporal logic operators

The *henceforth* operator specifies that a property holds at every state on the path from that moment on. The *eventually* operator states that a property will hold at some future state on the path. Finally, the *waiting-for/unless/weak until* operator requires that the second property holds up to and including the

Table A.2: Some properties of the temporal logic operators

```
\Diamond p
                       \operatorname{True} \mathcal{U} p
                =
\Box p
                = \neg \diamondsuit \neg p
p \mathcal{W} q = \Box q \vee (p \mathcal{U} q)
p \mathcal{W} q = \bigcirc q \mathcal{R} p
p \mathcal{R} q
               = \neg(\neg p \mathcal{U} \neg q)
\Leftrightarrow p
                = True S p
                = \neg \diamondsuit \neg p
\square
                = \Box q \lor (p \mathcal{S} q)
p \mathcal{B} q
                = \neg E \neg p
Ap
```

first state where the first property holds, but does not require that the first property should hold eventually.

Respectively, the so-far operator states that a property held at every state in the past, the current one included. The once operator states that a property has held at some state in the past. Finally, the back-to/weak since operator states that either the first property held at all states in the past, or that there exists some state in the past for which the second property held and after that one the first property has been holding continually.

In addition to the operators of temporal logic shown in Table A.1, we also use the standard operators presented in Table A.3.

Table A.3: Standard logic operators						
$\neg p$	Not p	$p \land q$	p And q			
$p \lor q$	$p \operatorname{Or} q$	$p \lor q$	p Exclusive Or q			
$p \Rightarrow q$	p Implies q	$p \Leftrightarrow q$	p Equivalent-to q			
$\forall p \in P$	Universal quantifier: Forall p in P					
$\exists p \in P$	Existential quantifier: Exists at least one p in P					
$\exists ! p \in P$	Unique existential quantifier: Exists a unique p in P					

.

Finally, for a formula p and a state s, we write $s \models p$ (s satisfies p) to denote that *p* holds on *s* and $s \not\models p$ in the opposite case.

More information on the temporal operators can be found in [31, 129].

B PROMELA **Models: The Code**

This appendix contains the full PROMELA code used for the models of Section V.2.2. We start with Listing B.1 and Listing B.2 (starting on page 160) which show the modelling elements of the Encode-Decode and of the Fork-Merge architecture respectively. Then, in Listing B.3 (starting on page 165) we present the Client and Message_Sink processes. Finally, Listing B.4 (starting on page 169) and Listing B.5 (starting on page 183) give the *Binder* process for Encode-Decode \oplus Fork-Merge and Fork-Merge \oplus Encode-Decode respectively.

Listing B.1: Definition of architectural elements of the Encode-Decode architecture

```
1 /* Reliable / FIFO / No duplicates / No spurious messages connector. */
2 proctype ConnectorR(byte id)
з {
   Msg cR_current_message ;
4
   byte MyInChannel ;
5
   byte MyOutChannel ;
6
7
   d_step {
8
     MyInChannel = Inputs[inputs[id]] ;
9
     MyOutChannel = outputs[id] ;
10
     printf("MSC: ConnectorR(%d): input channel = %d\n", id, MyInChannel);
11
     printf("MSC: ConnectorR(%d): output channel = %d\n", id, MyOutChannel)
12
   };
13
14
   do
15
   :: true \rightarrow
16
     d step {
17
        channels[MyInChannel] ? cR current message ;
18
19
20 <u>#ifdef</u> WITH_SIGNATURES
        /* Check whether the architecture's structure was respected so far. */
21
        if
22
        :: ( cR_current_message.ed_encoded_p[0] \land !cR_current_message.ed_CR_p[0]
23
          \land !cR_current_message.ed_decoded_p[0]) \rightarrow cR_current_message.ed_CR_p[0] = 1
24
```

```
:: else \rightarrow
25
           printf("MSC: ConnectorR[%d]: I'm blocking\n", id) ;
26
                              /* Block here forever. */
           block p = 1
27
         fi ;
28
29 #endif
      };
30
31 <u>#ifdef</u> WITH_SIGNATURES
32
      <u>if</u>
      :: block_p \rightarrow assert(0) /* Block here forever. */
33
      :: <u>else</u> \rightarrow skip
34
      fi ;
35
36 #endif
37
      channels[MyOutChannel] ! cR current message
38
   od
39
40 }
41
42 inline E_In (EE_In, m)
43 {
   EE In ? m
44
45 }
46
47 inline E_Out (EE_Out, m)
48 {
   EE Out ! m
49
50 }
51
52 proctype Encode(byte id ; Protocol e_protocol)
53 {
   Msg e_current_message ;
54
   byte MyInChannel ;
55
   byte MyOutChannel ;
56
57
   d_step {
58
      MyInChannel = Inputs[inputs[id]] ;
59
      MyOutChannel = outputs[id] ;
60
      printf("MSC: Encode(%d): input channel = %d\n", id, MyInChannel);
61
      printf("MSC: Encode(%d): output channel = %d\n", id, MyOutChannel)
62
   };
63
64
   do
65
   :: true \rightarrow
66
67
      d step {
        E In(channels[MyInChannel], e current message) ;
68
69
70 <u>#ifdef</u> WITH_SIGNATURES
         /* Check whether the architecture's structure was respected so far. */
71
         if
72
         :: ( !e_current_message.ed_encoded_p[0] \land !e_current_message.ed_CR_p[0]
73
           \land !e_current_message.ed_decoded_p[0]) \rightarrow e_current_message.ed_encoded_p[0] = 1
74
```

```
:: else \rightarrow
75
            printf("MSC: Encode: I'm blocking\n") ;
76
            block_p = 1
77
         <u>fi</u>;
78
79 #endif
80
         if
81
          :: white == e_current_message.p \rightarrow e_current_message.p = red /* red is my protocol */
82
83
          :: <u>else</u> \rightarrow e_current_message.p = blue ; /* Used to catch errors. */
            correct protocol p = 0
84
         fi
85
86
       };
87 #ifdef WITH SIGNATURES
       if
88
       :: block_p \rightarrow assert(0) /* Block here forever. */
89
       :: <u>else</u> \rightarrow skip
90
       fi ;
91
92 #endif
93
       E Out(channels[MyOutChannel], e current message)
94
    od
95
96 }
97 /*
98 */
99 inline D_In (DD_In, m)
100 {
   DD_In ? m
101
102 }
103
104 inline D Out (DD Out, m)
105 {
   DD Out ! m
106
107 }
108
109 proctype Decode(byte id ; Protocol d protocol)
110 {
   Msg d_current_message ;
111
    byte MyInChannel ;
112
    byte MyOutChannel ;
113
114
    d_step {
115
       MyInChannel = Inputs[inputs[id]] ;
116
       MyOutChannel = outputs[id] ;
117
       printf("MSC: Decode(%d): input channel = %d\n", id, MyInChannel) ;
118
       printf("MSC: Decode(%d): output channel = %d\n", id, MyOutChannel)
119
    };
120
121
    do
122
    :: <u>true</u> \rightarrow
123
```

```
d_step {
124
         D In(channels[MyInChannel], d current message) ;
125
126
127 <u>#ifdef</u> WITH_SIGNATURES
          /* Check whether the architecture's structure was respected so far. */
128
          if
129
          :: ( d_current_message.ed_encoded_p[0] \land d_current_message.ed_CR_p[0]
130
            \land \ \texttt{!d_current_message.ed_decoded_p[0])} \ \rightarrow \ \texttt{d_current_message.ed_decoded_p[0]} = 1
131
          :: <u>else</u> \rightarrow
132
            printf("MSC: Decode: I'm blocking\n") ;
133
            block p = 1
134
          fi ;
135
136 #endif
137
          if
138
          /* red is the good protocol. */
139
          :: (red == d_current_message.p) \rightarrow d_current_message.p = white
140
          :: else \rightarrow d current message.p = blue ; /* Used to catch errors. */
141
            correct_protocol_p = 0
142
         fi
143
       };
144
145 #ifdef WITH SIGNATURES
       if
146
       :: block_p \rightarrow assert(0) /* Block here forever. */
147
       :: <u>else</u> \rightarrow skip
148
       fi ;
149
150 #endif
151
       D_Out(channels[MyOutChannel], d_current_message)
152
    od
153
154 }
```

Listing B.2: Definition of architectural elements of the Fork-Merge architecture

```
1 /* Lossy / FIFO / No duplicates / No spurious messages connector. */
2 proctype ConnectorL (byte id ; int number)
з {
  bit skip_p ;
4
5 Msg cL_current_message ;
  byte MyInChannel ;
6
   byte MyOutChannel ;
7
8 #ifdef WITH SIGNATURES
   int i ;
9
10 #endif
11
   d_step {
12
     printf("MSC: ConnectorL(%d): number = %d\n", id, number) ;
13
```
```
14
      MyInChannel = Inputs[inputs[id]] ;
15
      MyOutChannel = outputs[id] ;
16
17
      printf("MSC: ConnectorL(%d): input channel = %d\n", id, MyInChannel) ;
18
      printf("MSC: ConnectorL(%d): output channel = %d\n", id, MyOutChannel) ;
19
20
      skip_p = number % 2
21
22
    };
    do
23
    :: <u>true</u> \rightarrow
24
25
      d_step {
         channels[MyInChannel] ? cL current message ;
26
27
28 #ifdef WITH SIGNATURES
         /* Check whether the architecture's structure was respected so far. */
29
         if
30
         :: (cL_current_message.fm_forked_p[0] \land !cL_current_message.fm_merged_p[0]) \rightarrow
31
            i = 0;
32
            do
33
            :: (NO OF CONNECTORLS \leq i) \rightarrow break
34
            :: <u>else</u> \rightarrow block_p = block_p \lor cL_current_message.fm_CL_p[i] ;
35
               i++
36
37
            <u>od</u>;
            i = 0 ;
38
            cL_current_message.fm_CL_p[number] = 1
39
         :: <u>else</u> \rightarrow
40
            printf("MSC: ConnectorL[%d]: I'm blocking(2)\n", number) ;
41
            block p = 1
                                /* Block here forever. */
42
         <u>fi</u>;
43
44 <u>#endif</u>
45
                                /* Should I skip the message? Non-deterministic choice. */
46
47 #ifdef NON DETERMINISTIC LOSS
48
         if
         :: true \rightarrow skip p = false
49
         :: \underline{true} \rightarrow skip_p = \underline{true}
50
51
         fi
52 #else
         skip_p = !skip_p
                                 /* Toggle it each time. */
53
54 #endif
55
      };
56 #ifdef WITH SIGNATURES
      if
57
       :: block p \rightarrow
58
         printf("MSC: ConnectorL[%d]: I'm blocking(1)\n", number) ;
59
                                /* Block here forever. */
         assert(0)
60
       :: <u>else</u> \rightarrow skip
61
      <u>fi</u>;
62
63 <u>#end</u>if</u>
```

```
64
       if
65
       :: skip_p \rightarrow
66
67 loss :
         skip
68
69
       :: else \rightarrow
70 no_loss :
                                /* Send a message from time to time. */
         channels[MyOutChannel] ! cL_current_message
71
72
       fi
73
    od
74
75 }
76 /*
77 */
78 inline F_In (FF_In, m)
79 {
   FF_In ? m
80
81 }
82
83 inline F_Out (FF_Out, m)
84 {
   FF_Out ! m
85
86 }
87
88 proctype Fork(byte id ; int number)
89 {
    Msg f_message ;
90
    byte MyInChannel = Inputs[inputs[id]] ;
91
    byte MyOutChannel[FORKS] ;
92
    int i ;
93
94
    d_step {
95
       printf("MSC: Fork(%d): number = %d\n", id, number) ;
96
       printf("MSC: Fork(%d): input channel = %d\n", id, MyInChannel) ;
97
       i = 0;
98
       do
99
       :: (FORKS \leq i) \rightarrow break
100
       :: <u>else</u> \rightarrow
101
         MyOutChannel[i] = outputs[id] - i ;
102
         printf("MSC: Fork(%d): output channel = %d\n", id, MyOutChannel[i]) ;
103
         i++
104
       <u>od</u> ;
105
       i = 0
106
    };
107
108
    <u>do</u>
109
    :: true \rightarrow
110
       d_step {
111
          (F_In(channels[MyInChannel], f_message) ;
112
```

```
113
114 #ifdef WITH SIGNATURES
          /* Check whether the architecture's structure was respected so far. */
115
          if
116
          :: (! f_message.fm_forked_p[number] \land ! f_message.fm_merged_p[0]) \rightarrow
117
             i = 0;
118
             do
119
             :: (NO_OF_CONNECTORLS \leq i) \rightarrow break
120
121
             :: <u>else</u> \rightarrow block_p = block_p \lor f_message.fm_CL_p[i] ;
                i++
122
             <u>od</u>;
123
             i = 0 ;
124
             f message.fm forked p[number] = 1
125
          :: else \rightarrow
126
             printf("MSC: Fork[%d]: I'm blocking(2)\n", number) ;
127
                                /* Block here forever. */
             block p = 1
128
129
          fi
130 #endif
131
       };
132 #<u>ifdef</u> WITH SIGNATURES
       if
133
       :: block_p \rightarrow
134
          printf("MSC: Fork[%d]: I'm blocking(1)\n", number) ;
135
                                 /* Block here forever. */
136
          assert(0)
       :: <u>else</u> \rightarrow skip
137
       <u>fi</u>;
138
139 #endif
140
       /* Send a message from time to time. */
141
       <u>atomic</u> {
142
          i = 0 ;
143
          do
144
          :: ( i < FORKS ) \rightarrow F Out(channels[MyOutChannel[i]], f message) ;
145
             i++
146
147
          :: <u>else</u> \rightarrow <u>break</u>
          od ;
148
          i = 0
149
150
       }
151
    od
152 }
153 /*
154 */
155 inline M_In(MM_In, m)
156 {
157 MM_In ? m
158 }
159
160 inline M_Out (MM_Out, m)
161 {
```

```
MM Out ! m
162
163 }
164
165 proctype Merge(byte id ; int number)
166 {
   Msg m_message ;
167
    byte MyInChannel[FORKS] ;
168
    byte MyOutChannel = outputs[id] ;
169
    bit mrg_sent_red_p = 0, mrg_rcvd_red_p = 0, mrg_sent_blue_p = 0, mrg_rcvd_blue_p = 0 ;
170
    int i ;
171
172 <u>#ifdef</u> WITH_SIGNATURES
    int j, s ;
173
174 #endif
175
    d_step {
176
       printf("MSC: Merge(%d): number = %d\n", id, number) ;
177
178
       i = 0;
179
180
       do
       :: (FORKS \leq i) \rightarrow break
181
                     → MyInChannel[i] = Inputs[inputs[id] - i];
       :: else
182
         printf("MSC: Merge(%d): input channel = %d\n", id, MyInChannel[i]) ;
183
         i++
184
185
       <u>od</u>;
       i = 0
186
187
    };
    printf("MSC: Merge(%d): output channel = %d\n", id, MyOutChannel) ;
188
189
    /* First check for the red message. */
190
    do
191
    :: <u>true</u> \rightarrow i = 0 ;
192
       do
193
       /* Check each channel for a red/blue message. */
194
       :: (i < FORKS) \rightarrow
195
         d_step {
196
            M In(channels[MyInChannel[i]], m message) ;
197
198
199 <u>#ifdef</u> WITH_SIGNATURES
            /* Check whether the architecture's structure was respected so far. */
200
            if
201
            :: (m_message.fm_forked p[0] \land ! m_message.fm_merged_p[number]) \rightarrow
202
               j = 0 ; s = 0 ;
203
               do
204
               :: (NO OF CONNECTORLS \leq j) \rightarrow break
205
               :: <u>else</u> \rightarrow s= s+m_message.fm_CL_p[j] ; block_p = (s > 1) \lor (0 == s) ;
206
                  j++
207
               od ; j = 0 ; s = 0 ;
208
               m_message.fm_merged_p[number] = 1
209
            :: <u>els</u>e \rightarrow
210
               printf("MSC: Merge[%d]: I'm blocking(2)\n", number) ;
211
```

```
/* Block here forever. */
                 block p = 1
212
              <u>fi</u>;
213
214 #endif
215
              if
216
              :: (m_message.m == red) \rightarrow mrg_rcvd_red_p = 1
217
              :: (m_message.m == blue) \rightarrow mrg_rcvd_blue_p = 1
218
219
              :: <u>else</u>
                                       \rightarrow skip
220
              <u>fi</u>;
              i++
221
222
           };
223 #ifdef WITH SIGNATURES
           if
224
           :: block p \rightarrow
225
              printf("MSC: Merge[%d]: I'm blocking, i = %d(1)\n", number, i) ;
226
                                   /* Block here forever. */
227
              assert(0)
           :: <u>else</u> \rightarrow skip
228
           <u>fi</u>;
229
230 <u>#endif</u>
          d_step {
231
              m message.m = white ;
232
              if
233
              :: (mrg_rcvd_red_p \land ! mrg_sent_red_p)
234

→ mrg_sent_red_p = 1 ; m_message.m = red

235
              :: (mrg_rcvd_blue_p \land ! mrg_sent_blue_p \land mrg_sent_red_p)
236
                 \rightarrow mrg_sent_blue_p= 1 ; m_message.m = blue
237
              :: \underline{else} \rightarrow \underline{skip}
238
              <u>fi</u>
239
           };
240
           /* Send the message. */
241
          M_Out(channels[MyOutChannel], m_message)
242
243
        :: else \rightarrow break
244
        od
245
246
     od
247 }
```

Listing B.3: Definition of the Client and Message-Sink

```
1 /* Environment - input. */
2 <u>inline</u> Source(C_Out, m)
3 {
4 C_Out ! m
5 }
6
7 proctype Client(byte id)
8 {
9 byte MyOutChannel = outputs[id];
```

```
Msg msg ;
10
    int i ;
11
12
    d_step {
13
       printf("MSC: Env_source: pid = %d\n", id) ;
14
15
16 <u>#ifdef</u> WITH_SIGNATURES
       i = 0;
17
18
       do
       :: (NO_OF_FORKERS \leq i) \rightarrow break
19
       :: <u>else</u> \rightarrow
20
         msg.fm_forked_p[i] = 0 ;
21
          i++
22
       od ;
23
^{24}
       i = 0;
25
26
       do
       :: (NO_OF_CONNECTORLS \leq i) \rightarrow break
27
       :: <u>else</u> \rightarrow
28
29
          msg.fm_{CL_p[i]} = 0;
          i++
30
       od ;
31
32
       i = 0;
33
       do
34
       :: (NO_OF_MERGERS \leq i) \rightarrow break
35
       :: <u>else</u> \rightarrow
36
37
          msg.fm_merged_p[i] = 0 ;
          i++
38
       <u>od</u>;
39
40
       i = 0;
41
       do
42
       :: (NO_OF_ENCODERS \leq i) \rightarrow break
43
44
       :: else \rightarrow
          msg.ed_encoded_p[i] = 0 ;
45
          i++
46
       <u>od</u> ;
47
48
       i = 0;
49
       do
50
       :: (NO_OF_CONNECTORRS \leq i) \rightarrow break
51
       :: <u>else</u> \rightarrow
52
         msg.ed_{CR_p[i]} = 0;
53
          i++
54
       <u>od</u>;
55
56
       i = 0;
57
       do
58
       :: (NO_OF_DECODERS \leq i) \rightarrow break
59
```

```
:: <u>else</u> \rightarrow
60
         msg.ed decoded p[i] = 0;
61
         i++
62
63
       <u>od</u> ;
       i = 0;
64
65 #endif
66
       msg.p = white
67
68
    };
69
    do
70
    :: 1 \rightarrow
71
                                /* progress_of_source: */
72
       if
73
       :: skip
74
         \rightarrow msg.m = white
75
       :: (!sent_red_p)
76
         \rightarrow msg.m = red ; sent_red_p = 1 /* Send a red message eventually. */
77
       :: (!sent_blue_p < sent_red_p)
78
         \rightarrow msg.m = blue ; sent blue p = 1 /* Send a blue message eventually. */
79
       fi ;
80
       Source(channels[MyOutChannel], msg)
81
82
    od
83 }
84 /*
<sub>85</sub> */
86 /* Environment - output. */
87 proctype Message_sink(byte id)
88 {
    Msg E data read ;
89
    byte MyInChannel ;
90
91 #ifdef WITH SIGNATURES
    int i, passed_from ;
92
93 <u>#endi</u>f</u>
94
    printf("MSC: Env_sink: pid = %d\n", id) ;
95
96
    MyInChannel = Inputs[inputs[id]] ;
97
    do
98
    :: channels[MyInChannel] ? E_data_read ;
99
100 good_place:
       atomic {
101
102
103 #ifdef WITH SIGNATURES
       /* Check whether the architecture's structure was respected so far. */
104
       if
105
       :: ( <code>E_data_read.fm_forked_p[0]</code> \land <code>E_data_read.fm_merged_p[0]</code>) \rightarrow
106
          i = 0; passed_from = 0;
107
          do
108
```

```
:: (NO OF CONNECTORLS \leq i) \rightarrow break
109
         :: else \rightarrow
110
           passed_from = passed_from + E_data_read.fm_CL_p[i] ;
111
            i++
112
         od ;
113
         /* Block if it didn't pass from exactly one lossy connector. */
114
         block_p = block_p \lor (1 \neq passed_from);
115
         printf("MSC: Env_sink: Passed from %d CLs, block_p = %d\n", passed_from, block_p) ;
116
117
         i = 0; passed from = 0;
118
         do
119
         :: (2 \leq i) \rightarrow break
120
         :: else \rightarrow
121
           passed from = passed from + E data read.ed encoded p[i] ;
122
           i++
123
         od ;
124
         /* Block if it didn't pass from at least one encoder. */
125
         block_p = block_p \lor (0 == passed_from) ;
126
         printf("MSC: Env_sink: Passed from %d Encoders, block_p = %d\n", passed_from, block_p)
127
128
         i = 0; passed from = 0;
129
         do
130
         :: (2 \leq i) \rightarrow break
131
132
         :: else \rightarrow
           passed_from = passed_from + E_data_read.ed_decoded_p[i] ;
133
           i++
134
         od ;
135
         /* Block if it didn't pass from at least one decoder. */
136
         block_p = block_p \lambda (0 == passed_from) ;
137
         printf("MSC: Env_sink: Passed from %d Decoders, block_p = %d\n", passed_from, block_p)
138
139
         i = 0; passed from = 0;
140
         do
141
         :: (2 \leq i) \rightarrow break
142
         :: else \rightarrow
143
           passed from = passed from + E data read.ed CR p[i] ;
144
           i++
145
         od ;
146
         /* Block if it didn't pass from at least one reliable connector. */
147
         block_p = block_p \lor (0 == passed_from);
148
         printf("MSC: Env_sink: Passed from %d CRs, block_p = %d\n", passed_from, block_p) ;
149
         i = 0 ; passed_from = 0
150
       :: else \rightarrow
151
         printf("MSC: Env sink: I'm blocking(2)\n") ;
152
         block p = 1
                       /* Block here forever. */
153
       fi ;
154
155 #endif
156 /*
```

157 ***/**

```
/* Must receive all messages. */
158
              /* Check the message. */
       if
159
       :: (red == E_data_read.m) \rightarrow rcvd_red_p = 1
160
       :: (blue == E_data_read.m) \rightarrow rcvd_blue_p = 1
161
       :: (white == E_data_read.m) \rightarrow skip
162
       fi ;
163
                          /* Check the protocol. */
       <u>if</u>
164
       :: (white \neq E_data_read.p) \rightarrow correct_protocol_p = 0 ; block_p = 1
165
166
       :: <u>else</u>
                                  \rightarrow skip
       fi
167
168 <u>#</u>ifdef WITH_SIGNATURES
169
       ; <u>if</u>
       :: block p \rightarrow
170
          printf("MSC: Env sink: I'm blocking(1)\n") ;
171
172 bad_place:
173 <u>#ifdef</u> GOOD_BINDINGS
174
          goto fall_off
175 <u>#else</u>
                                 /* Block here forever. */
176
          assert(0)
177 #endif
       :: <u>else</u> \rightarrow skip
178
       fi
179
180 <u>#endif</u>
181
       };
182 progress_of_sink:
183 received_new_message:
       skip
184
185 <u>od</u>;
186 fall off:
187 <u>#ifdef</u> GOOD_BINDINGS
188 assert(0)
189 #else
190 skip
191 #endif
192 }
```

Listing B.4: Model for the composition of Encode-Decode and Fork-Merge 1 **#undef** USE_CONSTRAINTS 2 **#define** USE_CONSTRAINTS 1 4 #define GOOD BINDINGS 1 5 **#undef** GOOD_BINDINGS 7 **#undef** WITH_SIGNATURES 8 #define WITH_SIGNATURES 1 10 **<u>#undef</u>** STOP_AFTER_WIRING

3

6

9

```
11 #define STOP AFTER WIRING 1
12
13 #ifndef GB0
  /* Default good bindings. May be changed by defining their values at compile time. */
14
                          /* Decode[2] 
ightarrow Message_sink */
15 #define GB0
                       9
                       7
                            /* Encode[2] \rightarrow Fork */
16 #define GB1
17 #define GB2
                       4
                            /* ConnectorL[1] \rightarrow Merge */
                            /* ConnectorL[2] \rightarrow Merge */
                       5
18 #define GB3
                       2
                            /* Fork(1) \rightarrow ConnectorL[1] */
19 #define GB4
                                         \rightarrow ConnectorL[2] */
20 #define GB5
                      1
                            /* Fork(2)
21 #define GB6
                      0
                            /* Client
                                          \rightarrow Encode[1] */
                           /* Decode[1] \rightarrow Encode[2] */
22 #define GB7
                      8
                          /* ConnectorR[1] \rightarrow Decode[1] */
23 #define GB8
                      10
                      11
                            /* ConnectorR[2] \rightarrow Decode[2] */
24 #define GB9
                            /* Encode[1] \rightarrow ConnectorR[1] */
25 #define GB10
                      6
                             /* Merge
26 #define GB11
                       3
                                         \rightarrow ConnectorR[2] */
27 #endif /* ifndef GB0 */
28
29 /*
30 End of defines used for code selection.
31 */
32 #define NO OF FORKERS
                             1
33 #define NO_OF_MERGERS
                             1
34 #define NO_OF_CONNECTORLS 2 /* FORKS * 1 */
35 #define NO_OF_ENCODERS
                             1
36 <u>#define</u> NO_OF_DECODERS
                             1
37 #define NO_OF_CONNECTORRS 1
38
39 #define NO_OF_PROCESSES 10 /* Bind + Client + Message_sink +
                                   NO_OF_FORKERS + NO_OF_MERGERS + NO_OF_CONNECTORLS +
40
                                   NO OF ENCODERS + NO OF DECODERS + NO OF CONNECTORRS */
41
42
43 #define MAX BUF
                             1
44
45 #define FORKS
                             2 /* Number of forks. */
46 #define CHANNELS
                             9 /* NO OF FORKERS * FORKS + NO OF MERGERS +
                                 NO OF CONNECTORLS + NO OF ENCODERS + NO OF DECODERS +
47
                                 NO_OF_CONNECTORRS + Client */
48
49
50 #define STD_PROTOCOL 666
                                  /* Used by both Encoder and Decoder. */
51 /*
52 */
                             /** Type declarations. **/
53
54 #ifndef STOP AFTER WIRING
55 mtype { red, white, blue } ; /* enumeration types */
56 typedef Protocol {
57 mtype p
58 } ;
59 typedef Msg {
```

```
mtype m ;
60
   mtype p
61
62 <u>#ifdef</u> WITH_SIGNATURES
63
   /* The following codify encdec-II's structure */
64
   bit ed encoded p[NO OF ENCODERS] ;
65
   bit ed_CR_p [NO_OF_CONNECTORRS] ;
66
   bit ed_decoded_p[NO_OF_DECODERS] ;
67
   /* The following codify frkmrg-II's structure */
68
   bit fm_forked_p[NO_OF_FORKERS] ;
69
  bit fm_CL_p [NO_OF_CONNECTORLS] ;
70
71 bit fm merged p[NO OF MERGERS]
72 #endif
73 } ;
                           /** Variable declarations. **/
74
75 bit rcvd red p = 0 ; /* Global monitor variables. */
76 bit sent red p = 0 ;
77 bit rcvd_blue_p = 0 ;
78 bit sent_blue_p = 0 ;
79
so bit correct protocol p = 1 ;
81 /* The PIDs of the processes. */
82 local int env_source_pid ;
83 local int env_sink_pid ;
84 local int fork_pid[NO_OF_FORKERS] ;
85 local int merge_pid[NO_OF_MERGERS] ;
86 local int connectorL_pids[NO_OF_CONNECTORLS] ;
87 local int encode_pid[NO_OF_ENCODERS] ;
88 local int decode_pid[NO_OF_DECODERS] ;
89 local int connectorR_pid[NO_OF_CONNECTORRS] ;
90 /* All the available channels, initially empty. */
91 chan channels[CHANNELS] = [MAX BUF] of {Msg} ;
92 #endif /* STOP AFTER WIRING */
93
94 local int bind pid ;
95 # ifdef WITH SIGNATURES
96 bit block p = 0;
97 #endif
98 #ifndef GOOD BINDINGS
99 chan random_gen = [0] of {byte} ;/* Used to communicate with the random number generator */
100 #endif
101 /* These indexes to the channels[i] variables is what we are looking for. */
102 local byte Inputs [CHANNELS] ;
103 local byte inputs [NO OF PROCESSES] ;
104 local byte outputs [NO_OF_PROCESSES] ;
105 /*
              Correct bindings:
        Name fi inputs fo outputs (inputs & outputs start indexing from 0...)
106 Pid
107 ------
             0 0
108 1 Client
                                  0
                           1
  2 Message_sink 1 0
                            0
                                  0
109
```

```
3 Fork
                 1
                     1
                            2
                                  2
110
   4 Merge
                 2
                     3
                             1
                                  3
111
   5 ConnectorL 1
                     4
                            1
                                  4
112
  6 ConnectorL 1
                     5
                                  5
                            1
113
             1
                     6
                                  6
  7 Encode
                            1
114
  8 Decode
               1
                     7
                            1
                                 7
115
   9 ConnectorR 1 8
                            1
                                 8
116
117 -----
118 */
119 inline block_with_do ()
120 {
121 assert(0) ;
122 do
   :: 1 \rightarrow skip
123
124 od
125 }
_{126} /* #define block with do() do :: 1 
ightarrow skip od */
127 /*
128 */
129 #ifndef STOP AFTER WIRING
        include "/home/kloukina/src/spin/F-M.spin"
130 #
131
        include "/home/kloukina/src/spin/E-D.spin"
132 #
133
        include "/home/kloukina/src/spin/environment.spin"
134 #
135 #endif /* STOP_AFTER_WIRING */
136 /* The Binder... */
137 active proctype Bind()
138 {
   int i, j, m, K, constraints[CHANNELS] ;
139
   int id, r, lasti, lasto, Case ;
140
   byte Z ;
141
   byte fo[NO_OF_PROCESSES] ;
142
   byte fi[NO_OF_PROCESSES] ;
143
   bit channel bounded[CHANNELS] ;
144
   bit channel constrained[CHANNELS] ;
145
146
147
   d_step {
   id = 1 ; bind_pid = 255 ;
148
149 #ifndef STOP_AFTER_WIRING
150 env_source_pid = 255 ;
151 env_sink_pid = 255 ;
152 fork pid[0] = 255;
153 merge pid[0] = 255;
   connectorL_pids[0] = 255 ;
154
   connectorL_pids[1] = 255 ;
155
   encode_pid[0] = 255 ;
156
   decode_pid[0] = 255;
157
   connectorR_pid[0] = 255 ;
158
```

```
159 #endif
160
    bind_pid = _pid ;
161
162 #ifndef STOP AFTER WIRING
    printf ("MSC: Bind: My pid is %d\n", _pid) ;
163
164 #endif
165
    K = 1 + 1 + NO_OF_FORKERS + NO_OF_MERGERS + NO_OF_CONNECTORLS +
166
                 NO_OF_ENCODERS + NO_OF_DECODERS + NO_OF_CONNECTORRS ;
167
168
    i = 0 ; <u>do</u>
169
     :: (i < NO OF PROCESSES) \rightarrow
170
        fi[i] = 255 ; fo[i] = 255 ; inputs[i] = 255 ; outputs[i] = 255 ; /* For debugging. */
171
        i++
172
    :: <u>else</u> \rightarrow <u>break</u>
173
    od ;
174
175
    fi[1] = 0 ; fo[1] = 1 ; fi[2] = 1 ; fo[2] = 0 ;
176
    i = 3 ; <u>do</u>
177
     :: (i < NO OF FORKERS + 3) \rightarrow
178
       fi[i] = 1 ; fo[i] = FORKS ;
179
       i++
180
    :: <u>else</u> \rightarrow <u>break</u>
181
182
    <u>od</u>;
183
    j = i ; <u>do</u>
184
     :: (i < NO_OF_MERGERS + j) \rightarrow
185
       fi[i] = FORKS ; fo[i] = 1 ;
186
        i++
187
    :: <u>else</u> \rightarrow <u>break</u>
188
    od ;
189
190
    j = i ; <u>do</u>
191
     :: (i < NO OF CONNECTORLS + j) \rightarrow
192
        fi[i] = 1 ; fo[i] = 1 ;
193
        i++
194
    :: <u>else</u> \rightarrow <u>break</u>
195
    <u>od</u>;
196
197
    j = i ; <u>do</u>
198
     :: (i < NO_OF_ENCODERS + j) \rightarrow
199
       fi[i] = 1 ; fo[i] = 1 ;
200
        i++
201
    :: else \rightarrow break
202
    <u>od</u>;
203
204
    j = i ; <u>do</u>
205
     :: (i < NO_OF_DECODERS + j) \rightarrow
206
        fi[i] = 1 ; fo[i] = 1 ;
207
        i++
208
```

```
:: <u>else</u> \rightarrow <u>break</u>
209
     od ;
210
211
     j = i ; <u>do</u>
212
     :: (i < NO_OF_CONNECTORRS + j) \rightarrow
213
       fi[i] = 1 ; fo[i] = 1 ;
214
       i++
215
    :: <u>else</u> \rightarrow <u>break</u>
216
217
    <u>od</u> ;
218 /*
219 */
220 #ifndef STOP AFTER WIRING
221 printf("\n Bind: Will bind channels.\n \n");
222 #endif
     i = 1 ; j = -1 ; m = -1 ; lasti = 0 ; lasto = 0 ;
223
224
     do
     :: (i \leq K) \rightarrow
225
        j = j + <u>fi</u>[i] ;
226
227
        if
        :: (j < 0) \rightarrow lasti = 0
228
        :: <u>else</u> \rightarrow lasti = j
229
        fi ;
230
        inputs[i] = lasti ;
231
232
       m = m + fo[i];
233
        <u>if</u>
234
        :: (m < 0) \rightarrow lasto = 0
235
        :: else \rightarrow lasto = m ;
236
        <u>fi</u>;
237
        outputs[i] = lasto ;
238
239 #ifndef STOP AFTER WIRING
        printf("MSC: Bind: inputs[%d] = %d\n", i, inputs[i]) ;
240
241 #endif
        i++
242
    :: else \rightarrow break
243
244 od;
245 <u>#ifndef</u> STOP_AFTER_WIRING
246 printf("n n");
247 #endif
    i = 1;
248
249 do
    :: (i \leq K) \rightarrow
250
251 #ifndef STOP AFTER WIRING
       printf("MSC: Bind: outputs[%d] = %d\n", i, outputs[i]) ;
252
253 <u>#endif</u>
        i++
254
    :: <u>else</u> \rightarrow <u>break</u>
255
    <u>od</u> ;
256
    lasti++ ; lasto++ ;
257
```

```
258 #<u>ifndef</u> STOP AFTER WIRING
    printf("\n \n") ;
259
    printf("MSC: Bind: lasti = %d\n", lasti) ;
260
    printf("MSC: Bind: lasto = %d\n \n", lasto) ;
261
262 #endif
263
    i = 0 ; <u>do</u>
264
    :: (i < CHANNELS) \rightarrow Inputs[i] = 255 ; channel_bounded[i] = 0 ; i++ /* For debugging */
265
    :: <u>else</u> \rightarrow <u>break</u>
266
    od; i = 0; j = 0;
267
268
   };
269 #ifdef GOOD BINDINGS
    d_step {
270
      /* Ignoring constraints, etc. */
271
      Inputs[ 0] = GB0 ; Inputs[ 3] = GB3 ; Inputs[ 6] = GB6 ;
272
      Inputs[ 1] = GB1 ; Inputs[ 4] = GB4 ; Inputs[ 7] = GB7 ;
273
      Inputs[ 2] = GB2 ; Inputs[ 5] = GB5 ; Inputs[ 8] = GB8
274
    };
275
276
277 #include "./test-bok.spin"
278 /* We can use this to verify multiple cases that seem to be correct together. */
279 /*
280 */
281 #else /* not defined GOOD BINDINGS */
   run random_generator() ; /* Start the random number generator. */
282
    i = 3 ; K = lasti ;
283
    do
284
   :: (i < lasti) \rightarrow
285
286 <u>#</u>ifdef USE_CONSTRAINTS
      j = 0 ;
287
      do
288
      :: (j < CHANNELS) \rightarrow
289
         channel_constrained[j] = 1 ; j++
290
      :: else \rightarrow break
291
      od ;
292
293
      if
294
      :: (0 == i) \rightarrow
                           /* Message_sink */
295
         constraints[i] = CHANNELS -2 ;
296
         /* Can get input from: Merge, Decode[1] */
297
         channel_constrained[ 3] = 0 ; /* Merge */
298
         channel constrained[ 7] = 0 /* Decode[1] */
299
      :: (1 == i) \rightarrow
                          /* Fork */
300
         constraints[i] = CHANNELS -4 ;
301
         /* Can get input from: Client, Encode[1], Decode[1], ConnectorR[1] */
302
         channel_constrained[ 0] = 0 ; /* Client */
303
         channel_constrained[ 6] = 0 ; /* Encode[1] */
304
         channel_constrained[ 7] = 0 ; /* Decode[1] */
305
         channel_constrained[ 8] = 0 /* ConnectorR[1] */
306
```

```
/* Merge (1) */
      :: (2 == i) \rightarrow
307
         constraints[i] = CHANNELS -4 ;
308
         /* Can get input from: ConnectorL[1], Encode[1], Decode[1], ConnectorR[1] */
309
         channel_constrained[ 4] = 0 ; /* ConnectorL[1] */
310
         channel_constrained[ 6] = 0 ; /* Encode[1] */
311
         channel_constrained[ 7] = 0 ; /* Decode[1] */
312
        channel_constrained[ 8] = 0 /* ConnectorR[1] */
313
                            /* Merge (2) */
      :: (3 == i) \rightarrow
314
         constraints[i] = CHANNELS -1 ;
315
         /* Can get input from: ConnectorL[2] */
316
         channel_constrained[ 5] = 0 /* ConnectorL[2] */
317
      :: (4 == i) \rightarrow
                            /* ConnectorL[1] */
318
        constraints[i] = CHANNELS -4 ;
319
         /* Can get input from: Fork(1), Encode[1], Decode[1], ConnectorR[1] */
320
         channel constrained[ 2] = 0 ; /* Fork(1) */
321
         channel constrained[ 6] = 0 ; /* Encode[1] */
322
         channel constrained[ 7] = 0 ; /* Decode[1] */
323
        channel_constrained[ 8] = 0 /* ConnectorR[1] */
324
      :: (5 == i) \rightarrow
                            /* ConnectorL[2] */
325
         constraints[i] = CHANNELS -1 ;
326
         /* Can get input from: Fork(2) */
327
        channel_constrained[ 1] = 0 /* Fork(2) */
328
                            /* Encode[1] */
      :: (6 == i) \rightarrow
329
         constraints[i] = CHANNELS -4 ;
330
         /* Can get input from: Client, Fork(1), Merge, ConnectorL[1] */
331
         channel_constrained[ 0] = 0 ; /* Client */
332
         channel_constrained[ 2] = 0 ; /* Fork(1) */
333
         channel_constrained[ 3] = 0 ; /* Merge */
334
         channel constrained[ 4] = 0 /* ConnectorL[1] */
335
      :: (7 == i) \rightarrow
                            /* Decode[1] */
336
         constraints[i] = CHANNELS -4 ;
337
         /* Can get input from: Fork(1), Merge, ConnectorL[1], ConnectorR[1] */
338
         channel constrained[ 2] = 0 ; /* Fork(1) */
339
         channel_constrained[ 3] = 0 ; /* Merge */
340
         channel constrained[ 4] = 0 ; /* ConnectorL[1] */
341
        channel constrained[ 8] = 0 /* ConnectorR[1] */
342
      :: (8 == i) \rightarrow
                            /* ConnectorR[1] */
343
         constraints[i] = CHANNELS -4 ;
344
         /* Can get input from: Fork(1), Merge, ConnectorL[1], Encode[1] */
345
         channel_constrained[ 2] = 0 ; /* Fork(1) */
346
         channel_constrained[ 3] = 0 ; /* Merge */
347
        channel_constrained[ 4] = 0 ; /* ConnectorL[1] */
348
        channel constrained[ 6] = 0 /* Encode[1] */
349
      :: else \rightarrow skip
350
      fi ;
351
352 /*
353 */
      j = 0 ; constraints[i] = 0 ;
354
355
      do
```

```
:: (j < lasti) \rightarrow
356
          if
357
          :: (channel_constrained[j] ∧ !channel_bounded[j]) →
358
             constraints[i]++
359
          :: <u>else</u> \rightarrow skip
360
          <u>fi</u>;
361
          j++
362
       :: <u>else</u> \rightarrow <u>break</u>
363
       od ;
364
       z = K;
365
       j = Z - constraints[i] ;
366
367 #ifndef STOP AFTER WIRING
       printf("MSC: Bind: K = %d constraints[%d] = %d Z = %d\n", K, i, constraints[i], Z);
368
369 #endif
370 #else
371
       ј = к;
372 #endif /* USE CONSTRAINTS */
       /* If it fails, it means we've bound the inputs the wrong way so far and we've got no
373
       acceptable way to continue for the rest. It helps prune the search space.
374
       assert (Z > 0); */
375
       if
376
       :: (j > 0) \rightarrow Z = j
377
       :: <u>else</u> \rightarrow goto block_nonpositive_Z
378
379
       <u>fi</u>;
380 /*
381 */
       /* Choose a random number between 1 and Z (inclusive). */
382
       random_gen ! Z ;
383
       random_gen ? r ;
384
385
       j = 0 ;
386
       do
387
       :: (j < lasti) \rightarrow
388
          if
389
          :: (! channel bounded[j] ∧ ! channel constrained[j]) →
390
             if
391
             :: (r > 1) \rightarrow r--
392
             :: <u>else</u> \rightarrow
393
                m = j
                        ;
394
                break
395
             fi
396
          :: \underline{else} \rightarrow skip
397
          fi ;
398
          j++
399
       :: <u>else</u> \rightarrow <u>break</u>
400
       <u>od</u>;
401
402 #ifndef STOP AFTER WIRING
       printf("MSC: Bind: before assert: i = %d, Z = %d, r = %d, j = %d, m = %d/n",
403
              i, Z, r, j, m);
404
```

```
405 #endif
       /* assert ( 1 == r ) ; */
406
       if
407
       :: ( 1 == r) \rightarrow skip
408
       :: <u>else</u> \rightarrow goto block_nonpositive_r
409
       fi ;
410
411
       Inputs[i] = m ; channel_bounded[m] = 1 ;
412
413 <u>#ifndef</u> STOP_AFTER_WIRING
       printf("MSC: Bind: Inputs[%d] = %d\n", i, m) ;
414
415 <u>#en</u>dif</u>
416
      K-- ;
417
       /* i++ ; */
                             /* Next step */
418
       /*
419
   Use the following order for the next element. In this way, the components having lots of
420
   constraints get to bind their inputs first and, hopefully, diminish the possible bindings.
421
422
   constraints[ 0] = -2 ; constraints[ 3] = -1 ; constraints[ 6] = -4 ;
423
   constraints[1] = -4; constraints[4] = -4; constraints[7] = -4;
424
   constraints[2] = -4; constraints[5] = -1; constraints[8] = -4;
425
426
   constraints[3] = -1; constraints[1] = -4; constraints[6] = -4;
427
   constraints[ 5] = -1 ; constraints[ 2] = -4 ; constraints[ 7] = -4 ;
428
   constraints[0] = -2; constraints[4] = -4; constraints[8] = -4;
429
       */
430
       if
431
       :: ( 3 == i) \rightarrow i = 5
432
       :: ( 5 == i) \rightarrow i = 0
433
       :: ( 0 == i) \rightarrow i = 1
434
       :: ( 1 == i) \rightarrow i = 2
435
       :: ( 2 == i) \rightarrow i = 4
436
       :: ( 4 == i) \rightarrow i = 6
437
       :: ( 6 == i) \rightarrow i = 7
438
       :: ( 7 == i) \rightarrow i = 8
439
       :: ( 8 == i) \rightarrow break
440
       fi
441
    :: <u>else</u> \rightarrow <u>break</u>
442
    od ;
443
    printf("\n \n") ;
444
    d_step {
445
      i = 0 ; <u>do</u>
446
      :: (i < CHANNELS) \rightarrow
447
        printf(" -DGB%d=%d ", i, Inputs[i]) ;
448
        i++
449
      :: <u>else</u> \rightarrow <u>break</u>
450
      od ;
451
      printf("\n \n")
452
453
   };
454 <u>#endif</u> /* GOOD_BINDINGS */
```

```
455 #<u>ifndef</u> STOP AFTER WIRING
   printf("\n Bind: Channels bound.\n \n") ;
456
457 #endif
458 /*
459 */
   /* Now start the rest of the processes. */
460
461 #ifndef STOP_AFTER_WIRING
    printf("\n Bind: Now waking up the rest of the world.\n \n");
462
463 <u>#en</u>dif</u>
464
465 #ifdef STOP AFTER WIRING
    goto the end ;
                               /* When trying to find possible configurations we don't run
466
                                 the rest of the processes. */
467
468 #else
    atomic {
469
      env_source_pid = <u>run</u> Client(id) ; id++ ;
470
      printf("\n Client has process id %d(%d)\n \n", env_source_pid, id-1) ;
471
      env_sink_pid = run Message_sink(id) ; id++ ;
472
      printf("\n Message sink has process id %d(%d)\n \n", env sink pid, id-1) ;
473
474
      i = 0 ; do
475
      :: (NO_OF_FORKERS \leq i) \rightarrow break
476
477
      :: else \rightarrow
        fork_pid[i] = run Fork(id, i) ; id++ ;
478
        printf("\n Fork[%d] has process id %d(%d)\n \n", i, fork_pid[i], id-1) ;
479
        i++
480
      <u>od</u>;
481
482
      i = 0 ; <u>do</u>
483
      :: (NO OF MERGERS \leq i) \rightarrow break
484
      :: else -
485
        merge_pid[i] = <u>run</u> Merge(id, i) ; id++ ;
486
        printf("\n Merge[%d] has process id %d(%d)\n \n", i, merge_pid[i], id-1) ;
487
        i++
488
      od ;
489
490
      i = 0 ; <u>do</u>
491
      :: (NO_OF_CONNECTORLS \leq i) \rightarrow break
492
      :: <u>else</u> —
493
        connectorL_pids[i] = run ConnectorL(id, i) ; id++ ;
494
        printf("\n ConnectorL[%d] has process id %d(%d)\n \n", i, connectorL pids[i], id-1);
495
        i++
496
      od ;
497
498
      i = 0 ; <u>do</u>
499
      :: (i < NO_OF_ENCODERS) \rightarrow
500
        encode_pid[i] = run Encode(id, STD_PROTOCOL) ; id++ ;
501
        printf("\n Encode[%d] has process id %d(%d)\n \n", i, encode_pid[i], id-1) ;
502
        i++
503
```

```
:: <u>else</u> \rightarrow <u>break</u>
504
      od ;
505
506
      i = 0 ; <u>do</u>
507
      :: (i < NO_OF_DECODERS) \rightarrow
508
         decode_pid[i] = run Decode(id, STD_PROTOCOL) ; id++ ;
509
         printf("\n Decode[%d] has process id %d(%d)\n \n", i, decode_pid[i], id-1) ;
510
         i++
511
512
      :: <u>else</u> \rightarrow <u>break</u>
      od ;
513
514
      i = 0 ; do
515
      :: (i < NO OF CONNECTORRS) \rightarrow
516
         connectorR pid[i] = run ConnectorR(id) ; id++ ;
517
         printf("\n ConnectorR[%d] has process id %d(%d)\n \n", i, connectorR_pid[i], id-1) ;
518
         i++
519
      :: else \rightarrow break
520
      od ;
521
522
      id = 0; i = 0
523
    };
524
    goto the end ;
525
526 #endif
527
528 block nonpositive Z:
   printf("MSC: Bind: blocking at nonpositive Z: Z = %d, r = %d\n", Z, r) ;
529
   block_with_do() ;
530
531 block_nonpositive_r:
    printf("MSC: Bind: blocking at nonpositive r: Z = %d, r = %d\n", Z, r) ;
532
    block_with_do() ;
533
534 the end:
535
    skip
536 }
537 /*
538 */
539 #ifndef GOOD BINDINGS
540 proctype random_generator()
541 {
    byte Z, r ;
542
543
    do
544
    :: <u>true</u> \rightarrow
545
       random_gen ? Z ;
546
       if
547
       :: (Z > 0) \rightarrow r = 1
548
       :: (Z > 1) \rightarrow r = 2
549
       :: (Z > 2) \rightarrow r = 3
550
       :: (Z > 3) \rightarrow r = 4
551
       :: (Z > 4) \rightarrow r = 5
552
```

```
:: (Z > 5) \rightarrow r = 6
553
       :: (Z > 6) \rightarrow r = 7
554
       :: (Z > 7) \rightarrow r = 8
555
       :: (Z > 8) \rightarrow r = 9
556
       :: (Z > 9) \rightarrow r = 10
557
       :: (Z > 10) \rightarrow r = 11
558
       :: (Z > 11) \rightarrow r = 12
559
       :: (Z > 12) \rightarrow r = 13
560
       :: (Z > 13) \rightarrow r = 14
561
       :: (Z > 14) \rightarrow r = 15
562
       :: (Z > 15) \rightarrow r = 16
563
       :: (Z > 16) \rightarrow r = 17
564
       :: (Z > 17) \rightarrow r = 18
565
       fi ;
566
       if
567
       :: (Z > 18) \rightarrow r = 255
568
       :: (Z < 1) \rightarrow r = 254
569
       :: <u>else</u> \rightarrow skip
570
       <u>fi</u>;
571
572
       /* r = randomnr(1..2) , where Z starts from lasti and goes down to 1 (- constraints) */
573
       random gen ! r
574
    od
575
576 }
577 #endif
578 /*
579
  We want:
580
581
   1) p = [] (sent_red_p \rightarrow \langle rcvd_red_p \rangle)
582
      to hold. The case with blue is symmetrical. This stands for not accepting losses of
583
      messages.
584
585
  2) q = !(!rcvd_red_p U rcvd_blue_p)
586
      to hold. This stands for arrival of messages in order. The property inside parentheses
587
      describes the case where we have received a blue message, but not a red one.
588
589
   3) w = [] correct_protocol_p
590
      to hold. This states that encoding-decoding has been succesfull.
591
592
   4) progress = ([]<>!np_) ∧ ([]!block_p)
593
594
   STAGE 1: find compositions = <>bb
595
                  = <>Bind[0]@the end
596
597
598 STAGE 2: verify_compositions = progress \land p \land q
                  = ([] <> !np_) \land ([]!block_p) \land ([] (sr \rightarrow <> rr)) \land (!(!rr U rb))
599
600 */
601 <u>#define</u> sr
                  sent_red_p
602 <u>#define</u> sb
                  sent_blue_p
```

```
603 #define rr
                     rcvd red p
604 #define rb
                     rcvd blue p
                     Bind[bind_pid]@the_end
605 #define bb
606
            STAGE==1
607 #<u>if</u>
608 <u>never</u> { /* ( <> bb ) */
609 T0_init:
610
            <u>if</u>
611
            :: ((bb)) \rightarrow goto accept_all
            :: (1) \rightarrow goto T0_init
612
            fi;
613
614 accept all:
            skip
615
616 }
617 #endif
618
619 #<u>if</u>
            STAGE==2
            /*
620
             * Formula As Typed:
621
             * ([]<>!np ) \land ([]!block p) \land ([] (sr \rightarrow <> rr)) \land (!(!rr U rb))
622
             * The Never Claim Below Corresponds
623
             * To The Negated Formula:
624
             * !(([] <> !np_) \land ([]!block_p) \land ([] (sr \rightarrow <> rr)) \land (!(!rr U rb)))
625
             * (formalizing violations of the original)
626
             */
627
628
_{629} \underline{\textbf{never}} \left\{ \begin{array}{c} /* \ !(([] <> !np_) \ \land \ ([] !block_p) \ \land \ ([] \ (sr \rightarrow <> rr)) \ \land \ (!(!rr \ U \ rb))) \ */ \end{array} \right.
630 TO_init:
            if
631
            :: ((((block_p)) \lor ((rb)))) \rightarrow goto accept_all
632
            :: ((<u>np_</u>)) \rightarrow goto accept_S5
633
            :: (! ((rr)) \wedge (sr)) \rightarrow goto accept S10
634
            :: (1) \rightarrow goto T0_S2
635
            :: (! ((rr))) \rightarrow goto T0_S19
636
            fi;
637
638 accept S5:
            if
639
            :: ((\underline{np})) \rightarrow \underline{goto} \text{ accept} S5
640
            fi;
641
642 accept_S10:
            if
643
            :: (! ((rr))) \rightarrow goto accept_S10
644
            fi;
645
646 TO S2:
            if
647
            :: ((block_p)) \rightarrow goto accept_all
648
            :: ((\underline{np})) \rightarrow \underline{goto} \text{ accept}_{S5}
649
            :: (! ((rr)) \land (sr)) \rightarrow goto <code>accept S10</code>
650
            :: (1) \rightarrow goto T0_S2
651
            fi;
652
```

Listing B.5: Model for the composition of Fork-Merge and Encode-Decode

```
1 #undef USE CONSTRAINTS
2 #define USE_CONSTRAINTS 1
3
4 #define GOOD BINDINGS
                              1
5 <u>#undef</u> GOOD_BINDINGS
7 #undef WITH SIGNATURES
8 #define WITH_SIGNATURES 1
10 #undef STOP_AFTER_WIRING
11 #define STOP_AFTER_WIRING 1
12
13 #ifndef GB0
  /* Default good bindings. May be changed by defining their values at compile time. */
14
15 #define GB0
                        3
                             /* Merge

ightarrow Message sink */
                              /* Client
16 #define GB1
                       0
                                             \rightarrow Fork */
                              /* Decoder[2] \rightarrow Merge */
17 #define GB2
                      11
18 #define GB3
                              /* Decoder[4] \rightarrow Merge */
                      13
19 #define GB4
                       10
                              /* Decoder[1] \rightarrow ConnectorL[1] */
20 #define GB5
                       12
                              /* Decoder[3] \rightarrow ConnectorL[2] */
                      2
                              /* Fork(1)
21 #define GB6
                                             \rightarrow Encoder[1] */
22 #define GB7
                      4
                              /* ConnectorL[1] \rightarrow Encoder[2] */
                      1
                              /* Fork(2)
                                            \rightarrow Encoder[3] */
23 #define GB8
24 <u>#define</u> GB9
                      5
                              /* ConnectorL[2] \rightarrow Encoder[4] */
25 #define GB10
                      14
                              /* ConnectorR[1] \rightarrow Decoder[1] */
                              /* ConnectorR[2] \rightarrow Decoder[2] */
26 #define GB11
                       15
                       16
                              /* ConnectorR[3] → Decoder[3] */
27 #define GB12
28 #define GB13
                       17
                              /* ConnectorR[4] \rightarrow Decoder[4] */
                              /* Encoder[1] \rightarrow ConnectorR[1] */
29 #define GB14
                        6
                        7
30 #define GB15
                              /* Encoder[2] \rightarrow ConnectorR[2] */
                              /* Encoder[3] → ConnectorR[3] */
31 #define GB16
                        8
                        9
                              /* Encoder[4] \rightarrow ConnectorR[4] */
32 #define GB17
33 #endif /* ifndef GB0 */
34
35 <u>#define</u> i0
               (3==Inputs[0])
36 #define i1
               (0==Inputs[1])
```

```
37 #define i2 (11==Inputs[2])
             (13==Inputs[3])
38 #define i3
39 #define i4 (10==Inputs[4])
40 #define i5 (12==Inputs[5])
41 #define i6
             (2==Inputs[6])
42 #define i7
             (4==Inputs[7])
43 #define i8
             (1==Inputs[8])
44 <u>#define</u> i9
              (5==Inputs[9])
45 #define i10 (14==Inputs[10])
46 #define i11 (15==Inputs[11])
47 #define i12 (16==Inputs[12])
48 #define i13 (17==Inputs[13])
49 #define i14 (6==Inputs[14])
50 #define i15 (7==Inputs[15])
51 #define i16 (8==Inputs[16])
52 #define i17 (9==Inputs[17])
53 /*
54 End of defines used for code selection.
55 */
56 #define NO OF FORKERS
                           1
57 #define NO OF MERGERS
                           1
58 #define NO_OF_CONNECTORLS 2 /* FORKS * 1 */
59 #define NO_OF_ENCODERS 2 /* FORKS * old_NO_OF_ENCODERS */
60 #define NO OF DECODERS 2 /* FORKS * old NO OF DECODERS */
61 #define NO_OF_CONNECTORRS 2 /* FORKS * old_NO_OF_CONNECTORRS */
62
63 #define NO_OF_PROCESSES 13 /* Bind + Client + Message_sink +
                                NO_OF_FORKERS + NO_OF_MERGERS + NO_OF_CONNECTORLS +
64
                                NO_OF_ENCODERS + NO_OF_DECODERS + NO_OF_CONNECTORRS */
65
66
67 #define MAX BUF
                           1
68
69 #define FORKS
                           2 /* Number of forks. */
70 #define CHANNELS
                           12 /* NO OF FORKERS * FORKS + NO OF MERGERS
                                + NO OF CONNECTORLS + NO OF ENCODERS + NO OF DECODERS +
71
                                NO OF CONNECTORRS + Client */
72
73
74 <u>#define</u> STD_PROTOCOL 666
                                 /* Used by both Encoder and Decoder. */
75 /*
76 */
                           /** Type declarations. **/
77
78 #ifndef STOP AFTER WIRING
79 mtype { red, white, blue } ; /* enumeration types */
80 typedef Protocol {
  mtype p
81
82 } ;
83 typedef Msg {
  mtype m ;
84
85
 mtype p
```

```
86 #<u>ifdef</u> WITH SIGNATURES
87 ;
   /* The following codify encdec-II's structure */
88
   bit ed_encoded_p[NO_OF_ENCODERS] ;
89
  bit ed_CR_p [NO_OF_CONNECTORRS] ;
90
  bit ed_decoded_p[NO_OF_DECODERS] ;
91
   /* The following codify frkmrg-II's structure */
92
   bit fm_forked_p[NO_OF_FORKERS] ;
93
   bit fm_CL_p [NO_OF_CONNECTORLS] ;
94
95 <u>bit</u> fm_merged_p[NO_OF_MERGERS]
96 #endif
97 } ;
                           /** Variable declarations. **/
98
99 bit rcvd red p = 0 ; /* Global monitor variables. */
100 bit sent_red_p = 0 ;
101 bit rcvd_blue_p = 0 ;
102 bit sent blue p = 0 ;
103
104 bit correct_protocol_p = 1 ;
105 /* The PIDs of the processes. */
106 local int env source pid ;
107 local int env sink pid ;
108 local int fork_pid[NO_OF_FORKERS] ;
109 local int merge_pid[NO_OF_MERGERS] ;
110 local int connectorL_pids[NO_OF_CONNECTORLS] ;
ini local int encode_pid[NO_OF_ENCODERS] ;
112 local int decode_pid[NO_OF_DECODERS] ;
113 local int connectorR_pid[NO_OF_CONNECTORRS] ;
114 /* All the available channels, initially empty. */
115 chan channels[CHANNELS] = [MAX_BUF] of {Msg} ;
116 #endif /* STOP AFTER WIRING */
117
118 local int bind pid ;
119 #ifdef WITH SIGNATURES
120 bit block p = 0;
121 #endif
122 #ifndef GOOD BINDINGS
123 chan random_gen = [0] of {byte} ;/* Used to communicate with the random number generator */
124 #endif
125 /* These indexes to the channels[i] variables is what we are looking for. */
126 local byte Inputs [CHANNELS] ;
127 local byte inputs [NO_OF_PROCESSES] ;
128 local byte outputs [NO_OF_PROCESSES] ;
129 /*
              Correct bindings:
130 Pid
               fi inputs fo outputs (inputs & outputs start indexing from 0...)
         Name
131 -----
   1 Client 0 0
                             1
                                  0
132
   2 Message_sink 1 0
                                  0
                             0
133
   3 Fork
               1
                             2
                                  2
                     1
134
                2
   4 Merge
                      3
                             1
                                  3
135
```

```
5 ConnectorL 1 4
                            1
                                  4
136
   6
      ConnectorL 1
                     5
                            1
                                  5
137
               1
   7
      Encode
                     6
                            1
                                  6
138
                     7
                                  7
   8 Encode
                1
                            1
139
   9 Decode
              1
                     8
                                  8
                            1
140
141 10 Decode
              1
                     9
                            1
                                  9
142 11 ConnectorR 1 10
                            1
                                 10
143 12 ConnectorR 1 11
                            1
                                 11
144 -----
145 */
146 inline block_with_do ()
147 {
148 do
   :: 1 \rightarrow skip
149
   od
150
151 }
152 /*
153 */
154 #ifndef STOP AFTER WIRING
        include "/home/kloukina/src/spin/F-M.spin"
155 #
156
        include "/home/kloukina/src/spin/E-D.spin"
157 #
158
159 #
        include "/home/kloukina/src/spin/environment.spin"
160 #endif /* STOP_AFTER_WIRING */
161 /* The Binder... */
162 active proctype Bind()
163 {
   int i, j, m, K, constraints[CHANNELS] ;
164
   int id, r, lasti, lasto, Case ;
165
   byte Z ;
166
   byte fo[NO OF PROCESSES] ;
167
   byte fi[NO_OF_PROCESSES] ;
168
   bit channel bounded[CHANNELS] ;
169
   bit channel constrained[CHANNELS] ;
170
171
   d_step {
172
   id = 1 ; bind_pid = 255 ;
173
174 #ifndef STOP_AFTER_WIRING
175 env_source_pid = 255 ;
176 env_sink_pid = 255 ;
177 fork_pid[0] = 255 ;
merge pid[0] = 255;
   connectorL pids[0] = 255 ;
179
   connectorL_pids[1] = 255 ;
180
   encode_pid[0] = 255;
181
   encode_pid[1] = 255;
182
   decode_pid[0] = 255;
183
   decode_pid[1] = 255;
184
```

```
connectorR pid[0] = 255 ;
185
    connectorR pid[1] = 255 ;
186
187 #endif
188
    bind_pid = _pid ;
189
190 #ifndef STOP AFTER WIRING
    printf ("MSC: Bind: My pid is %d\n", _pid) ;
191
192 <u>#endif</u>
193
    K = 1 + 1 + NO OF FORKERS + NO OF MERGERS + NO OF CONNECTORLS +
194
                NO_OF_ENCODERS + NO_OF_DECODERS + NO_OF_CONNECTORRS ;
195
196
    i = 0 ; do
197
     :: (i < NO OF PROCESSES) \rightarrow
198
       fi[i] = 255 ; fo[i] = 255 ; inputs[i] = 255 ; outputs[i] = 255 ; /* For debugging. */
199
       i++
200
    :: <u>else</u> \rightarrow <u>break</u>
201
    od ;
202
203
    fi[1] = 0 ; fo[1] = 1 ; fi[2] = 1 ; fo[2] = 0 ;
204
    i = 3 ; do
205
     :: (i < NO OF FORKERS + 3) \rightarrow
206
       fi[i] = 1 ; fo[i] = FORKS ;
207
       i++
208
    :: <u>else</u> \rightarrow <u>break</u>
209
    <u>od</u>;
210
211
    j = i ; <u>do</u>
212
     :: (i < NO_OF_MERGERS + j) \rightarrow
213
       fi[i] = FORKS ; fo[i] = 1 ;
214
       i++
215
    :: else \rightarrow break
216
    od ;
217
218
    j = i ; <u>do</u>
219
     :: (i < NO OF CONNECTORLS + j) \rightarrow
220
       fi[i] = 1 ; fo[i] = 1 ;
221
       i++
222
    :: <u>else</u> \rightarrow <u>break</u>
223
    od ;
224
225
    j = i ; <u>do</u>
226
    :: (i < NO_OF_ENCODERS + j) \rightarrow
227
       fi[i] = 1 ; fo[i] = 1 ;
228
       i++
229
    :: <u>else</u> \rightarrow <u>break</u>
230
    <u>od</u>;
231
232
    j = i ; <u>do</u>
233
    :: (i < NO_OF_DECODERS + j) \rightarrow
234
```

```
fi[i] = 1 ; fo[i] = 1 ;
235
        i++
236
     :: else \rightarrow break
237
    od ;
238
239
     j = i ; <u>do</u>
240
     :: (i < NO_OF_CONNECTORRS + j) \rightarrow
241
        fi[i] = 1 ; fo[i] = 1 ;
242
243
        i++
    :: else \rightarrow break
244
245 od;
246 /*
247 */
248 <u>#ifndef</u> STOP_AFTER_WIRING
    printf("\n Bind: Will bind channels.\n \n") ;
249
250 #endif
     i = 1 ; j = -1 ; m = -1 ; lasti = 0 ; lasto = 0 ;
251
    do
252
     :: (i \leq K) \rightarrow
253
        j = j + <u>fi</u>[i];
254
        if
255
        :: (j < 0) \rightarrow lasti = 0
256
        :: <u>else</u> \rightarrow lasti = j
257
        fi ;
258
        inputs[i] = lasti ;
259
260
       m = m + fo[i];
261
        <u>if</u>
262
        :: (m < 0) \rightarrow lasto = 0
263
        :: else \rightarrow lasto = m ;
264
        fi ;
265
        outputs[i] = lasto ;
266
267 #ifndef STOP AFTER WIRING
        printf("MSC: Bind: inputs[%d] = %d\n", i, inputs[i]) ;
268
269 #endif
       i++
270
    :: \underline{else} \rightarrow \underline{break}
271
    od ;
272
273 #ifndef STOP_AFTER_WIRING
274 printf("n n");
275 #endif
    i = 1;
276
    do
277
   :: (i \leq K) \rightarrow
278
279 #ifndef STOP_AFTER_WIRING
        printf("MSC: Bind: outputs[%d] = %d\n", i, outputs[i]) ;
280
281 #endif
       i++
282
    :: <u>else</u> \rightarrow <u>break</u>
283
```

```
od ;
284
    lasti++ ; lasto++ ;
285
286 <u>#</u>ifndef STOP_AFTER_WIRING
    printf("\n \n") ;
287
    printf("MSC: Bind: lasti = %d\n", lasti) ;
288
    printf("MSC: Bind: lasto = %d\n \n", lasto) ;
289
290 #endif
291
292
    i = 0 ; <u>do</u>
    :: (i < CHANNELS) \rightarrow Inputs[i] = 255 ; channel bounded[i] = 0 ; i++ /* For debugging */
293
    :: <u>else</u> \rightarrow <u>break</u>
294
    od; i = 0; j = 0;
295
296
    };
297 #ifdef GOOD BINDINGS
    d_step {
298
       /* Ignoring constraints, etc. */
299
       Inputs[ 0] = GB0 ; Inputs[ 4] = GB4 ; Inputs[ 8] = GB8 ;
300
       Inputs[ 1] = GB1 ; Inputs[ 5] = GB5 ; Inputs[ 9] = GB9 ;
301
       Inputs[ 2] = GB2 ; Inputs[ 6] = GB6 ; Inputs[10] = GB10 ;
302
       Inputs[ 3] = GB3 ; Inputs[ 7] = GB7 ; Inputs[11] = GB11
303
    };
304
305
306 /* We can use this to verify multiple cases that seem to be correct together. */
307 <u>#include</u> "./test-bok.spin"</u>
308 /*
309 */
310 <u>#else</u> /* not defined GOOD_BINDINGS */
   random_generator() ; /* Start the random number generator. */
311
    i = 0 ; K = lasti ;
312
    do
313
    :: (i < lasti) \rightarrow
314
315 #ifdef USE CONSTRAINTS
       d_step {
316
         j = 0 ;
317
318
        do
         :: (j < CHANNELS) \rightarrow
319
          channel_constrained[j] = 1 ; j++
320
        :: <u>else</u> \rightarrow <u>break</u>
321
        <u>od</u>; j = 0
322
       };
323
324
       if
325
       :: (0 == i) \rightarrow
                             /* Message sink */
326
         constraints[i] = CHANNELS -2 ;
327
         /* Can get input from: Merge, Decode[1] */
328
         channel_constrained[ 3] = 0 ; /* Merge */
329
         channel_constrained[8] = 0 /* Decode[1] */
330
       :: (1 == i) \rightarrow
                            /* Fork */
331
         constraints[i] = CHANNELS -4 ;
332
```

```
/* Can get input from: Client, Encode[1], Decode[1], ConnectorR[1] */
333
         channel constrained[ 0] = 0 ; /* Client */
334
        channel_constrained[ 6] = 0 ; /* Encode[1] */
335
        channel_constrained[ 8] = 0 ; /* Decode[1] */
336
        channel_constrained[10] = 0 /* ConnectorR[1] */
337
                            /* Merge (1) */
      :: (2 == i) \rightarrow
338
        constraints[i] = CHANNELS -4 ;
339
         /* Can get input from: ConnectorL[1], Encode[1], Decode[1], ConnectorR[1] */
340
        channel_constrained[ 4] = 0 ; /* ConnectorL[1] */
341
         channel_constrained[ 6] = 0 ; /* Encode[1] */
342
        channel_constrained[ 8] = 0 ; /* Decode[1] */
343
        channel constrained[10] = 0 /* ConnectorR[1] */
344
      :: (3 == i) \rightarrow
                            /* Merge (2) */
345
        constraints[i] = CHANNELS -4 ;
346
         /* Can get input from: ConnectorL[2], Encode[2], Decode[2], ConnectorR[2] */
347
         channel_constrained[ 5] = 0 ; /* ConnectorL[2] */
348
         channel_constrained[ 7] = 0 ; /* Encode[2] */
349
         channel_constrained[ 9] = 0 ; /* Decode[2] */
350
         channel_constrained[11] = 0 /* ConnectorR[2] */
351
      :: (4 == i) \rightarrow
                            /* ConnectorL[1] */
352
        constraints[i] = CHANNELS -4 ;
353
         /* Can get input from: Fork(1), Encode[1], Decode[1], ConnectorR[1] */
354
        channel_constrained[ 2] = 0 ; /* Fork(1) */
355
        channel_constrained[ 6] = 0 ; /* Encode[1] */
356
        channel_constrained[ 8] = 0 ; /* Decode[1] */
357
        channel_constrained[10] = 0 /* ConnectorR[1] */
358
                            /* ConnectorL[2] */
      :: (5 == i) \rightarrow
359
        constraints[i] = CHANNELS -4 ;
360
         /* Can get input from: Fork(2), Encode[2], Decode[2], ConnectorR[2] */
361
         channel_constrained[ 1] = 0 ; /* Fork(2) */
362
        channel constrained[ 7] = 0 ; /* Encode[2] */
363
        channel constrained[ 9] = 0 ; /* Decode[2] */
364
        channel constrained[11] = 0 /* ConnectorR[2] */
365
      :: (6 == i) \rightarrow
                            /* Encode[1] */
366
         constraints[i] = CHANNELS -4 ;
367
         /* Can get input from: Client, Fork(1), Merge, ConnectorL[1] */
368
         channel constrained[ 0] = 0 ; /* Client */
369
        channel_constrained[ 2] = 0 ; /* Fork(1) */
370
        channel constrained[ 3] = 0 ; /* Merge */
371
        channel_constrained[ 4] = 0 /* ConnectorL[1] */
372
373 /*
374 */
      :: (7 == i) \rightarrow
                            /* Encode[2] */
375
        constraints[i] = CHANNELS -3 ;
376
         /* Can get input from: Fork(2), ConnectorL[2], Encode[2] */
377
        channel_constrained[ 1] = 0 ; /* Fork(2) */
378
        channel_constrained[ 5] = 0 ; /* ConnectorL[2] */
379
        channel_constrained[ 7] = 0 /* Encode[2] */
380
      :: (8 == i) \rightarrow
                            /* Decode[1] */
381
```

```
constraints[i] = CHANNELS -4 ;
382
         /* Can get input from: Fork(1), Merge, ConnectorL[1], ConnectorR[1] */
383
         channel_constrained[ 2] = 0 ; /* Fork(1) */
384
         channel_constrained[ 3] = 0 ; /* Merge */
385
         channel_constrained[ 4] = 0 ; /* ConnectorL[1] */
386
         channel constrained[11] = 0 /* ConnectorR[1] */
387
      :: (9 == i) \rightarrow
                              /* Decode[2] */
388
         constraints[i] = CHANNELS -3 ;
389
         /* Can get input from: ConnectorL[2], Decode[2], ConnectorR[2] */
390
         channel_constrained[ 5] = 0 ; /* ConnectorL[2] */
391
         channel_constrained[ 9] = 0 ; /* Decode[2] */
392
         channel constrained[11] = 0 /* ConnectorR[2] */
393
       :: (10 == i) \rightarrow
                              /* ConnectorR[1] */
394
         constraints[i] = CHANNELS -4 ;
395
         /* Can get input from: Fork(1), Merge, ConnectorL[1], Encode[1] */
396
         channel_constrained[ 2] = 0 ; /* Fork(1) */
397
         channel_constrained[ 3] = 0 ; /* Merge */
398
         channel_constrained[ 4] = 0 ; /* ConnectorL[1] */
399
         channel_constrained[ 6] = 0 /* Encode[1] */
400
      :: (11 == i) \rightarrow
                              /* ConnectorR[2] */
401
         constraints[i] = CHANNELS -3 ;
402
         /* Can get input from: ConnectorL[2], Encode[2], ConnectorR[2] */
403
         channel_constrained[ 5] = 0 ; /* ConnectorL[2] */
404
         channel_constrained[ 7] = 0 ; /* Encode[2] */
405
         channel_constrained[11] = 0 /* ConnectorR[2] */
406
      :: <u>else</u> \rightarrow skip
407
      <u>fi</u>;
408
409
      d_step {
410
        j = 0 ; constraints[i] = 0 ;
411
        do
412
        :: (j < lasti) \rightarrow
413
           if
414
           :: (channel constrained[j] ∧ !channel bounded[j]) →
415
             constraints[i]++
416
           :: <u>else</u> \rightarrow skip
417
           <u>fi</u>;
418
           j++
419
        :: <u>else</u> \rightarrow <u>break</u>
420
        <u>od</u>; j = 0
421
422
      };
      Z = K ;
423
      j = Z - constraints[i];
424
425 #ifndef STOP AFTER WIRING
      printf("MSC: Bind: K = %d constraints[%d] = %d Z = %d\n", K, i, constraints[i], Z) ;
426
427 #endif
428 #else
      j = K ;
429
430 <u>#endif</u> /* USE_CONSTRAINTS */
      /* If it fails, it means we've bound the inputs the wrong way so far and we've got no
431
```

```
acceptable way to continue for the rest. It helps prune the search space.
432
       assert (Z > 0) ; */
433
       if
434
       :: (j > 0) \rightarrow Z = j
435
       :: <u>else</u> \rightarrow goto block_nonpositive_Z
436
       <u>fi</u>;
437
438 /*
439 */
       /* Choose a random number between 1 and Z (inclusive). */
440
       random gen ! Z ;
441
       random_gen ? r ;
442
443
       j = 0;
444
       do
445
       :: (j < lasti) \rightarrow
446
          if
447
          :: (! channel_bounded[j] \land ! channel_constrained[j]) \rightarrow
448
449
            if
             :: (r > 1) \rightarrow r--
450
             :: else \rightarrow
451
               m = j;
452
               break
453
            fi
454
          :: <u>else</u> \rightarrow skip
455
          <u>fi</u>;
456
          j++
457
       :: <u>else</u> \rightarrow <u>break</u>
458
       od ;
459
460 <u>#ifndef</u> STOP_AFTER_WIRING
       printf("MSC: Bind: before assert: i = %d, Z = %d, r = %d, j = %d, m = %d \n",
461
              i, Z, r, j, m);
462
463 #endif
       j = 0;
464
       /* assert ( 1 == r ) ; */
465
       if
466
       :: ( 1 == r) \rightarrow skip
467
       :: <u>else</u> \rightarrow goto block_nonpositive_r
468
       <u>fi</u>;
469
470
       Inputs[i] = m ; channel_bounded[m] = 1 ;
471
472 #ifndef STOP_AFTER_WIRING
       printf("MSC: Bind: Inputs[%d] = %d\n", i, m) ;
473
474 #endif
       K-- ;
475
476
       /* i++ ; */
                              /* Next step */
477
       /*
478
479 Use the following order for the next element. In this way, the components having lots of
480 constraints (initially) get to bind their inputs first and, hopefully, diminish the possible
```

```
482
  constraints[0] = -2; constraints[4] = -4; constraints[8] = -4;
483
   constraints[1] = -4; constraints[5] = -4; constraints[9] = -3;
484
   constraints[2] = -4; constraints[6] = -4; constraints[10] = -4;
485
   constraints[3] = -4; constraints[7] = -3; constraints[11] = -3;
486
487
   constraints[0] = -2; constraints[1] = -3; constraints[5] = -4;
488
   constraints[7] = -3; constraints[2] = -3; constraints[6] = -4;
489
   constraints[9] = -3; constraints[3] = -3; constraints[8] = -4;
490
   constraints[11] = -3; constraints[4] = -3; constraints[10] = -4;
491
       */
492
       if
493
       :: ( 0 == i) \rightarrow i = 7
494
       :: ( 7 == i) \rightarrow i = 9
495
       :: ( 9 == i) \rightarrow i = 11
496
       :: (11 == i) \rightarrow i = 1
497
       :: ( 1 == i) \rightarrow i = 2
498
       :: ( 2 == i) \rightarrow i = 3
499
       :: ( 3 == i) \rightarrow i = 4
500
       :: ( 4 == i) \rightarrow i = 5
501
       :: (5 == i) \rightarrow i = 6
502
       :: ( 6 == i) \rightarrow i = 8
503
       :: ( 8 == i) \rightarrow i = 10
504
       :: (10 == i) \rightarrow break
505
       fi
506
507
    :: \underline{else} \rightarrow \underline{break}
    od ;
508
    printf("\n \n") ;
509
    d_step {
510
511
      i = 0 ; do
      :: (i < CHANNELS) \rightarrow
512
        printf(" -DGB%d=%d ", i, Inputs[i]) ;
513
        i++
514
      :: else \rightarrow break
515
      od ;
516
      printf("\n \n")
517
518
   };
519 #endif /* GOOD BINDINGS */
520 #<u>ifndef</u> STOP_AFTER_WIRING
521 printf("\n Bind: Channels bound.\n \n");
522 #endif
523 /*
524 */
_{\rm 525} /* Now start the rest of the processes. */
526 #<u>ifndef</u> STOP_AFTER_WIRING
   printf("\n Bind: Now waking up the rest of the world.\n \n");
527
528 <u>#end</u>if</u>
529
```

481 bindings.

```
530 #<u>ifdef</u> STOP_AFTER_WIRING
                               /* When trying to find possible configurations we don't run
    goto the end ;
531
                                  the rest of the processes. */
532
533 #else
    atomic {
534
      env_source_pid = run Client(id) ; id++ ;
535
      printf("\n Client has process id %d(%d)\n \n", env_source_pid, id-1) ;
536
      env_sink_pid = run Message_sink(id) ; id++ ;
537
      printf("\n Message_sink has process id %d(%d)\n \n", env_sink_pid, id-1) ;
538
539
      i = 0 ; do
540
      :: (NO OF FORKERS \leq i) \rightarrow break
541
      :: else \rightarrow
542
        fork pid[i] = run Fork(id, i) ; id++ ;
543
        printf("\n Fork[%d] has process id %d(%d)\n \n", i, fork_pid[i], id-1) ;
544
        i++
545
      od ;
546
547
      i = 0 ; <u>do</u>
548
      :: (NO_OF_MERGERS \leq i) \rightarrow break
549
      :: else \rightarrow
550
        merge pid[i] = run Merge(id, i) ; id++ ;
551
        printf("\n Merge[%d] has process id %d(%d)\n \n", i, merge_pid[i], id-1);
552
553
         i++
      od ;
554
555
      i = 0 ; <u>do</u>
556
      :: (NO_OF_CONNECTORLS \leq i) \rightarrow break
557
      :: else \rightarrow
558
        connectorL_pids[i] = <u>run</u> ConnectorL(id, i) ; id++ ;
559
        printf("\n ConnectorL[%d] has process id %d(%d)\n \n", i, connectorL pids[i], id-1);
560
        i++
561
      od ;
562
563
      i = 0 ; do
564
      :: (i < NO OF ENCODERS) \rightarrow
565
        encode pid[i] = run Encode(id, STD PROTOCOL) ; id++ ;
566
        printf("\n Encode[%d] has process id %d(%d)\n \n", i, encode_pid[i], id-1) ;
567
        i++
568
      :: <u>else</u> \rightarrow <u>break</u>
569
      o<u>d</u>;
570
571
      i = 0 ; do
572
      :: (i < NO OF DECODERS) \rightarrow
573
        decode_pid[i] = run Decode(id, STD_PROTOCOL) ; id++ ;
574
        printf("\n Decode[%d] has process id %d(%d)\n \n", i, decode_pid[i], id-1);
575
        i++
576
      :: else \rightarrow break
577
      <u>od</u> ;
578
579
```

```
i = 0 ; <u>do</u>
580
       :: (i < NO OF CONNECTORRS) \rightarrow
581
         connectorR_pid[i] = run ConnectorR(id) ; id++ ;
582
         printf("\n ConnectorR[%d] has process id %d(%d)\n \n", i, connectorR_pid[i], id-1) ;
583
         i++
584
       :: <u>else</u> \rightarrow <u>break</u>
585
      <u>od</u>;
586
587
      id = 0; i = 0
588
    };
589
    goto the end ;
590
591 <u>#</u>endif
592
593 block nonpositive Z:
    printf("MSC: Bind: blocking at nonpositive Z: Z = %d, r = %d\n", Z, r) ;
594
    block_with_do() ;
595
596 block nonpositive r:
    printf("MSC: Bind: blocking at nonpositive r: Z = %d, r = %d\n", Z, r) ;
597
598
    assert(0) ;
599 good bind:
   printf("MSC: IT FOUND IT!!!\n") ;
600
601 the end:
    skip
602
603 }
604 /*
605 */
606 <u>#ifndef</u> GOOD_BINDINGS
607 proctype random_generator()
608 {
    byte Z, r ;
609
610
    do
611
     :: true \rightarrow
612
613
       random_gen ? Z ;
       if
614
        :: (Z > 0) \rightarrow r = 1
615
        :: (Z > 1) \rightarrow r = 2
616
        :: (Z > 2) \rightarrow r = 3
617
        :: (Z > 3) \rightarrow r = 4
618
        :: (Z > 4) \rightarrow r = 5
619
        :: (Z > 5) \rightarrow r = 6
620
        :: (Z > 6) \rightarrow r = 7
621
        :: (Z > 7) \rightarrow r = 8
622
        :: (Z > 8) \rightarrow r = 9
623
        :: (Z > 9) \rightarrow r = 10
624
        :: (Z > 10) \rightarrow r = 11
625
        :: (Z > 11) \rightarrow r = 12
626
        :: (Z > 12) \rightarrow r = 13
627
        :: (Z > 13) \rightarrow r = 14
628
```

```
:: (Z > 14) \rightarrow r = 15
629
       :: (Z > 15) \rightarrow r = 16
630
       :: (Z > 16) \rightarrow r = 17
631
       :: (Z > 17) \rightarrow r = 18
632
       fi ;
633
       if
634
       :: (Z > 18) \rightarrow r = 255
635
       :: (Z < 1) \rightarrow r = 254
636
637
       :: <u>else</u> \rightarrow skip
       fi ;
638
639
       /* r = randomnr(1..2) , where Z starts from lasti and goes down to 1 (- constraints) */
640
       random gen ! r
641
    od
642
643 }
644 #endif
645 /*
646
647
  We want:
648
   1) p = [] (sent red p \rightarrow \langle \rangle rowd red p)
649
      to hold. The case with blue is symmetrical. This stands for not accepting losses of
650
      messages.
651
652
  2) q = !(!rcvd red p U rcvd blue p)
653
      to hold. This stands for arrival of messages in order. The property inside parentheses
654
      describes the case where we have received a blue message, but not a red one.
655
656
657 3) w = [] correct_protocol_p
      to hold. This states that encoding-decoding has been succesfull.
658
659
   4) progress = ([]<>!np ) ∧ ([]!block p)
660
661
   STAGE 1: find compositions = <>bb
662
                 = <>Bind[0]@the end
663
664
665 STAGE 2: verify compositions = progress \land p \land q
                 = ([]<>!np_) \land ([]!block_p) \land ([] (sr \rightarrow <> rr)) \land (!(!rr U rb))
666
667 */
668 #define sr
                 sent_red_p
669 #define sb
                 sent_blue_p
670 <u>#define</u> rr
                 rcvd_red_p
671 #define rb
                 rcvd blue p
672 #define bb
                 Bind[bind pid]@the end
673
674 <u>#if</u>
         STAGE==1
675 <u>never</u> { /* ( <> bb ) */
676 TO init:
          if
677
          :: ((bb)) \rightarrow goto accept_all
678
```
```
:: (1) \rightarrow goto T0_init
679
           fi;
680
681 accept_all:
           skip
682
683 }
684 #endif
685
           STAGE==2
686 <u>#if</u>
           /*
687
            * Formula As Typed:
688
            * ([]<>!np_) \land ([]!block_p) \land ([] (sr \rightarrow <> rr)) \land (!(!rr U rb))
689
            * The Never Claim Below Corresponds
690
            * To The Negated Formula:
691
            * !(([] <> !np_) \land ([]!block_p) \land ([] (sr \rightarrow <> rr)) \land (!(!rr U rb)))
692
            * (formalizing violations of the original)
693
            */
694
695
696 <u>never</u> { /* !(([]<>!np_) \land ([]!block_p) \land ([] (sr \rightarrow <> rr)) \land (!(!rr U rb))) */
697 T0_init:
           <u>if</u>
698
           :: ((((block_p)) \lor ((rb)))) \rightarrow goto accept_all
699
           :: ((<u>np</u>)) \rightarrow goto accept_S5
700
           :: (! ((rr)) \wedge (sr)) \rightarrow goto accept_S10
701
           :: (1) \rightarrow goto T0_S2
702
           :: (! ((rr))) \rightarrow goto T0_S19
703
           fi;
704
705 accept_S5:
           if
706
           :: ((np_)) \rightarrow goto accept_S5
707
           fi;
708
709 accept S10:
           if
710
           :: (! ((rr))) \rightarrow goto accept S10
711
           fi;
712
713 TO S2:
           if
714
           :: ((block_p)) \rightarrow goto accept_all
715
           :: ((<u>np</u>)) \rightarrow <u>goto</u> accept_S5
716
           :: (! ((rr)) \land (sr)) \rightarrow goto accept_S10
717
           :: (1) \rightarrow goto T0_S2
718
           fi;
719
720 T0_S19:
           if
721
           :: ((rb)) \rightarrow goto accept_all
722
           :: (! ((rr))) \rightarrow goto T0_S19
723
           fi;
724
725 accept_all:
           skip
726
727 }
728 <u>#</u>endif</u>
```

Résumé

Les systèmes informatiques deviennent de plus en plus complexes et doivent offrir un nombre croissant de propriétés non fonctionnelles, comme la fiabilité, la disponibilité, la sécurité, *etc.*. De telles propriétés sont habituellement fournies au moyen d'un intergiciel qui se situe entre le matériel (et le système d'exploitation) et le niveau applicatif, masquant ainsi les spécificités du système sous-jacent et permettant à des applications d'être utilisées avec différentes infrastructures. Cependant, à mesure que les exigences de propriétés non fonctionnelles augmentent, les architectes système se trouvent confrontés au cas où aucun intergiciel disponible ne fournit toutes les propriétés non fonctionnelles visées. Ils doivent alors développer l'infrastructure intergicielle nécessaire à partir de rien, voire essayer de réutiliser les multiples infrastructures intergicielles existantes, où chacune fournit certaines des propriétés exigées.

Dans cette thèse, nous présentons une méthode pour composer automatiquement des architectures d'intergiciels, afin d'obtenir une architecture qui fournit les propriétés non fonctionnelles visées. Pour arriver à l'automatisation de la composition, nous montrons d'abord comment on peut reformuler ce problème sous la forme d'un problème de model-checking. Cette reformulation donne une définition formelle au problème de la composition et nous permet de réutiliser les méthodes et outils qui ont été développés pour le model-checking. Nous présentons ensuite des améliorations à notre méthode de base, utilisées pour éviter le problème d'explosion d'états dans le cas de la composition d'architectures de grande taille. Nous montrons comment il est possible d'exploiter l'information structurelle, présente dans les architectures d'intergiciels que nous souhaitons composer, afin de réduire l'espace de recherche analysé. Ceci nous permet d'obtenir une méthode pour composer les architectures d'intergiciels qui peut être automatisée et donc utilisée en pratique. Nous proposons ainsi une solution à l'analyse systématique de différentes compositions et offrons un outil pour aider la construction de systèmes de qualité.